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NOTATIONS
The symbols for currents and voltages at the terminals of devices
have subscripts. The uppercase and lowercase symbols and subscripts are
used to distinguish between instantaneous values, quiescent values, and
small signal low-frequency averaged values.
For example: v I : input voltage, instantaneous value
v I : Vl+6. i
VI : input voltage, dc average value
vi : input voltage, small signal low-frequency
average term
v0 : output voltage, instantaneous value
vO = V O + 60
V0 : output voltage, dc average term
: output voltage, small-signal low-frequency
o
average term.
T :
P
TON:
TFI:
TF2:
d "
D :
Period of a switching cycle
Switch on time
Switch off time in continuous inductor mmf operation
A portion of the switching off time when the inductor mmf
has vanished
TON duty cycle ratio d = D + a
T
Steady state duty cycle ratio
a :
d' :
D' :
Small signal duty cycle variation
TOFF
d' _ D' -
Tp
Steady state value for d'
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Jv C :
iL :
:
X
T
x-- [_, vc]
Output filter capacitor voltage
Inductor current of the buck and boost converter
Magnetic flux of the energy-storage inductor of the two-
winding buck/boost converter
Vc ]T state variables for buck and boost converter[iL,
state variables for the buck/boost converter
vDC : dc loop sensing voltage vDC = v0
vAC : ac loop sensing voltage
Power Stage
L
Rz
Rp,R S :
C
RC :
N L :
Np,N S :
energy storage inductor
winding resistance of L
winding resistance of the primary winding and secondary
winding, respectively of the two-winding buck/boost
converter
output filter capacitor
output filter capacitor ESR
number of turns of L
number of turns for the primary and secondary windings of
two winding buck/boost converter
Re = R1
= RI/(D') 2
= Rs/(D')2
buck
boost
buck/boost
-iX-
L = L
e
buck
2
= L/(D') boost
= Ls(D ,)2 buck/boost
RCe = RC
buck
= Rc/D' boost and buck/boost
= + - RCReq Re RCe
= iIL_f-6
0 e
i 1 Re + RCe
rZl = RcC
Control Circuit
RI,R 2 :
R 3
R4
R 5
Cl
C2
N 3
n
R
X
g
control loop resistor divider
dc loop resistor
ac loop resistor
compensation loop resistor
operational amplifier integrator capacitor
compensation loop capacitor
number of turns of the ac sensing winding
ac loop sensing winding turns ratio • n = N3/N S for
buck/boost converter.
R1 H R2
R2/(R I + R2)
-X-
R -- (R3 + Rx)/gY
m = R4/(n Ry)
= R4/(n Ry) buck
= R4/(D'n Ry) boost and buck/boost
A1 = i R
= 1 _ eq+__
DR
= 1 -_ +
2_moL e
2_moDL e
buck
boost
buck/boost
A 2 = 0
buck
= l/(RLC) boost
: D/(RLO buck/boost
_Z2 : (R5 + Ry)C2
rPl : R5C2
| = (x
A I - A2_Z2 a
!
_z2 : TZ2
= (_Z2
: (_z2
buck
L R L
+____e)_RL(i - --_) + (l-a)_ L
L DR DL
__e_e) _ _L e+__ (z- ) + (l-_)
boost
buck/boos t
Pulse Modulator:
FM : 2R4C I
nM
duty cycle modulator gain
M is defined in Table 7-1
_'Xl -
Others :
KI
K 2
2 VI
M
2V I
buck, KI = D-_ boost, K1
= D buck
D 2VILe
= _, (i + -_-)
boost
NS D 2VlL_____e
N D' (i + _MP
D) buck/boost
= I/D buck
NS 2V I
N DM
P
buck/boost
D' boost
= (NpD')/(NsD) buck/boost
System model:
A. Power stage transfer functions FI,FD,Fp,Zp,FI,F2F 3 and F4:
Fp(S) : equivalent output filter transfer function
Fl(S) : input voltage gain, (FI Fp represents the open loop
input-to-output-voltage transfer function)
FD(S) : duty cycle gain, (FDF p represents the duty-cycle-to-
output-voltage gain)
Zp(S) : the output impedance of the open-loop converter power
stage (Zpl ° represents the open-loop output voltage
variation due to the load current disturbance io )
Fl(S) and F2(s ) together provides the small-signal low-frequency
ac inductor (or magnetic flux) current due to dis-
turbances from the output voltage V and duty cycle d.
O
F3(s) : Impedance function employed to convert the inductor
current or magnetic flux into an ac loop error voltage
Vac(S) across the sensing winding.
-xit-
F4(s ) : Transfer function characterizing the amount of dis-
turbance of the inductor current due to load disturbance.
B. Analog signal processor (ASP) transfer functions: FDC and FAC:
FDc(s) : the transfer function of the combined dc loop and RC
compensation loop.
FAc(s) : the transfer function of the ac loop
C. Duty cycle pulse modulator transfer function FM
FM : the describing function of the duty cycle pulse modulator
Analytical expression for F's are defined in Table 8-1.
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CHAPTER I
INTRODUCTION
Due to the finite flux capacity of the inductive elements, a dc-dc converter
must be oscillatory in nature. The oscillation is achieved by cyclically
operating the _ower switch of the converter in conduction and non-conduction
state. Consequently, the converter control system must be able to
accept an analog signal obtained from the sensing circuit and the reference,
and to convert it into discrete time intervals in controlling the con-
duction and non-conduction of the power switch.
The electrical performance of a dc-dc converter depends primarily on the quality
of its control system. The performance characteristics of interest to a con-
verter designer include stability as well as the converter-output response
to step and sinusoidal disturbances, both from the line and the load. The
incentive for performance improvement prompted the initial development of a
multiple-loop control concept at NASA in the late sixties Ill. Since then,
the control concept has undergone several major program efforts, which cul-
minates in the development of a Standardized Control Module (SCM) for dc-dc
converter under Contracts NAS3-14392 [2] and NAS3-18918 [3].
Features of the SCM include the following:
(1) Adaptive Stability
In the SCM, a conventional dc control loop, sensing the capacitor state var-
iable in the form of output-capacitor voltage, is argumented by an additional
ac loop sensing the inductor state. The total sensing of states associated
with the LC output filter provides the converter with excellent static and
dynamic stabilities in that stable operation immune to output-filter parameter
changes can be maintained. Such a characteristic can be significant as most
converters do employ second-order filters, and poor phase margins invariably
exist if proper control-loop compensations are notprovided. Conventional
-l-
frequency-response shaping can become grossly ineffective due to variations of
power/control component parameters resulting from tolerances, environments, aging,
operating condition, and more importantly, external reactive loadings (e.g. capacitor
banks). The reactive-loading configurations are often poorly defined or not
defined at all during the converter development. A risk thus exists in that
the original compensation immaculately conceived for an assumed resistive load
may turn out to be grossly ineffective when the converter and the complex
loads are ultimately introduced at a rather incoveniently late staqe of the
program. In contrast, the multiple-loop control used in the SCM will accom-
modate whatever changes in power/control parameters including reactive Ioadings,
and adaptively maintain the converter-load system stability.
(2) Power Component Stress Limiting
The reliability of a dc-dc converter depends on the ability of its control
system to limit power-component stresses during steady-state and dynamic
operations such as step line/load changes, sudden output faults, and converter
starting. Without this stress control, the reliability data based on collective
component statistical failure rates becomes meaningless, and no elaborate
quality assurance can increase the level of confidence. The SCM achieves the
reliability enhancement, through standard circuit implementations, to limit
electrical stresses in all converter power components on an instantaneous basis,
thus ensuring orderly and predictable steady-state as well as transitional op-
erations between steady states.
(3) Implementation of Various Control Laws
Various control laws can be used to govern the power switch conduction (on) and non-
conduction (off). While it is true that quite often only the achievement of a control
objective is important and that the means employed to accomplish the objective is
irrelevant, the use of a given duty cycle control law for dc to dc converter is
mandatory for many specific applications. For example, requirements on electro-
magnetic compatibility may dictate a control based on a constant switching frequency,
-2-'
whereas in series resonant type of applications a sinusoidal current in the
power switch for one half of a resonant cycle inherently demands a control
law based on a constant power-switch conduction time. In this regard, the
SCM is capable of implementing a maximum number of control laws through min-
imum circuit changes.
(4) Unification of Design Approach.
Performance characteristics of dc-dc switching regulators are largely dictated
by the particular power stage configuration and control scheme chosen. Often
in the design practice, when a power stage configuration is chosen and parts
designed, the subsequent attention is focused on selecting the most
suitable control method and frequency stabilization (compensation) network
in order to optimize the overall system performance. The lack of universal
control method and a uniform design strategy often necessitates the under-
taking of time-consuming paper and bench design iterations which frequently
result in incompatible and intricate performance characteristics. The SCM
control provides a unified design procedure which enables the designer to
select the control circuit parameters so that, for an arbitrarily given power
stage, the prescribed performance characteristics concerning stability,
audiosusceptibility and transient response can be met concurrently.
These merits have been thoroughly demonstrated through performances exhibited
by power processors controlled by the SCM. In conjunction with NASA's in-
creasing demand for development and manufacturing cost reduction through
design and fabrication standardization, these features have provided NASA with
the necessary impetus to enhance the widespread applicability of the SCM.
Such an enhancement will invariably lead to reduced cost and improved performance
for future NASA and military-related power processing programs.
The necessary conditions for a given control system to flourish must contain
the following ingredients: (1) a basic system concept capable of providing
unique and outstanding control characteristics, (2) various equipment using the
control system and demonstrating superior performances, and (3) the availability
of analytically-based control system design guidelines from which the converter
performance can be predicted.
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Previous SCM-related programs have been, to a large extent, oriented toward
the first two conditions. The effort was essential in establishing the multiple-
loop SCMas a high-performance control concept that is applicable to a variety
of power converters, thus paving the way for its acceptance and further develop-
ment. With such a demonstration now properly fulfilled, attention is naturally
focused on the third aspect concerning the design/analysis of the SCM. It is
therefore the objective of the current contract to perform the SCMcontrol-sys-
tem analysis and to generate control-system design guidelines. These guidelines
are expected to enable an engineer to design readily the SCMcontrol-circuit
parameters and to confidently predict that the converter performances based
on such a design will satisfy the specified requirements. It is immediately
apparent that such an endeavor transcends the effort normally involved in a task
whose singular objective is to provide only the control-system analysis.
Rather, the ultimate goal here is to provide the control design as a function
of control requirements - a design that is so intrinsically based on compre-
hensive analytical results that the confidence in such a SCM design to meet
all given requirements indeed can be upheld without further analysis by a
prospective SCM user.
To achieve this goal, extensive analytical effort is a prerequisite.
Based on the analytical results, useful design information can then be form-
ulated into a SCM application handbook for the user. The following key
activities are therefore comprised:
(1) Analytically characterize the converter functional blocks that
include (a) three most commonly-used power stages (buck, boost,
and buck-boost), (b) the pulse modulation stage effecting
various control laws, and (c) the multiple-loop SCM error pro-
cessor linking the power stage and the pulse modulation.
(2) Analyze converter performance characterisitics based on models
obtained for the aforementioned functional blocks. Since it
is a common practice to perform the initial design of a non-
linear system in terms of linear operations, each aforementioned
functional block is linearized, and all linear blocks are then
used jointly for evaluating system performances.
-4-
(3) Extract both qualitative and quantitative relationships between
SCMdesign parameters and required performance characteristics,
formulate SCMdesign parameters and required performance
characteristics, and formulate SCMdesign guidelines to meet
a given set of performance requirements.
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CHAPTER 2
STANDARDIZED CONTROL MODULE (SCM) FUNCTIONAL BLOCKS
Functionally speaking, a dc-dc regulated converter can be divided into two
parts: a power circuit and a control circuit. By definition, the power
circuit handles the energy transfer from the source to the load. Three most
commonly used power circuits are the buck, the boost, and the buck-boost. A
Familiarity of these circuits on the part of the readers is assumed.
The control circuit manages the rate of the source-load energy transfer as
a function of the load demands. During nominal steady-state and transient
operations, the control objectives are associated with (A) the tracking of
a certain controlled quantity in accordance with a given reference, and (B)
the compliance to converter specifications such as the system response to
step on sinusoidal line and load disturbances, and to external command
signals. During transient operations, the control objective becomes
electrical-stress limiting for all elements associated with the converter to
provide effective protection against catastrophic/degration types of fail-
ures. A control circuit thus serves the multiple functions of regulation,
command, and protection.
This chapter presents a generalized SCM-controlled converter, through which
the three aforementioned control functions can be described for the SCM.
It should be emphasized at this juncture that the purpose of this report
is not to conduct a detailed description of SCM; such a description has
already been given in NASA CR-135072, published under a previous contract
[3]. Instead, the SCM analysis and design are features of the current work.
Therefore, the inclusion of the SCM description here is merely intended to
enable this report to be somewhat self-contained for the benefit of those
who have yet to read reference [3]. For details of the SCM implementation,
reference [3] is strongly recommended.
A SCM-controlled dc-dc converter is shown in Figure 2.1. The power circuit,
occupying the upper half of the block diagram, processes the transfer of
energy from a raw input Vi to a regulated output Vo. Three basic power stages
are shown here as buck, boost, and buck-boost. The control circuit reg-
ulates the rate of energy transfer. It receives an analog signal from the
power-stage output, and delivers a discrete-time interval signal d to achieve
-6-
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the required on-off control of the power switch within each power stage.
The discrete-time voltage or current pulses generated in the power stage are
averaged by an LC filter having a much longer time constant than the dis-
crete-time pulse intervals. The averaged output therefore contains neg-
ligible switching-frequency components, and can be regarded as an analog
signal containing only lower-frequency information.
The SCM, occupying the lower half of the block diagram, performs the con-
trol function within the converter. It contains an Analog Signal Processor
(ASP) and a Digital Signal Processor (DSP). Implementations of both ASP
and DSP are standardized; they combine to provide the required analog
signal to discrete-time interval conversion. The key feature of the SCM
is the utilization of an inherent ac switching-frequency signal within the
power stage. This utilization is in addition to the conventional dc sensing
of output Vo. The sensed ac signal and the dc error are processed by the ASP.
As a result, an adaptive stability is obtained which is independent of the
filter parameter changes. The SCM control function is completed by the DSP,
which processes the control-signal output from the ASP in conjunction with a
prescribed control law, and operates the on-off of the power switch via a
duty-cycle signal d.
As stated previously, the control-circuit functions also include command
and protection. The command function generally requires the converter to
respond to an external signal capable of overriding control signal d in
determining the on-off of the power switch. The protection function includes
power-component peak-stress limiting and the converter shutdown in the event
of a sensed abnormality such as overvoltage, undervoltage, or overcurrent
beyond a predetermined, tolerable level and duration. These functions
are performed within SCM by the DSP. Detailed ASP and DSP implementations
have been presented in reference [3].
The three basic functional blocks of an SCM-controlled converter are
shown in the block diagram of Figure 2.2. Analysis of these three blocks
will be presented in Chapters 4, 5 and 6, following a general discussion
of the basic analytic approach presented in Chapter 3.
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CHAPTER3
SELECTIONOF ANALYTICAL APPROACH
A dc-dc switching-regulated converter is an inherent nonlinear device
containing multiple nonlinearities. The first major nonlinearity exists
in the power stage, and is due to the operation of the power switch.
Different circuit topologies correspond to the respective on and off
time intervals in the switching cycle. The second major nonlinearity
exists in the Digital Signal Processor (DSP). Harmonic frequencies,
which are multiples of the input disturbance frequency, are contained
in the DSP output. Because of such system nonlinearities, difficulties
are encountered in reaching performance assessments of various system
performances such as stability, attenuation of sinusoidal/step line
disturbances, and response to sinusoidal/step load disturbances.
In the present chapter, these nonlinearities are elaborated, and various
analytical approaches capable of treating these nonlinearities are dis-
cussed. In light of the stated objective of this program, which is the
preparation of analytically-based and performance-oriented design guidelines,
a specific approach is then selected as the basic analytical tool for the
entire program.
3.1 Power Stage Nonlinearity
Each of the power stages shown in Figure 2.1 can be divided as a function of
the inductor MMF status in the output filter. In Figure 3.1(A), often ref-
erred to as "continuous-conduction" or Mode I of operation, the MMF
ascends during on time Ton when the power switch is ON and the diode is
OFF, and descends during TFI when the diode is ON. Notice that the MMF
never vanishes in the output inductor. In Figure 3.1(B), often referred
to as "discontinuous-conduction" or Mode 2 of operation, the MMF ascends
from zero MMF at the beginning of Ton, and descends during TF I. An
additional off time TF2 exists when both the power switch and the diode are
OFF, during which the inductor MMF remains zero, and the load current is
supplied entirely by the output-filter capacitor.
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Taking the continuous-conduction buck-boost converter for illustration, the
circuit topologies corresponding to Ton and TFI are shown in Figure 3.2
Even though the power stage is linear for each time interval, the combination
of the two different linear circuits for the purpose of analyzing a
complete switching cycle of operation composed of both Ton and TFI becomes
a nonlinear analysis problem. The difficulty here is how to integrate
these different topologies and collectively evaluate their responses to
various lihe/1oad disturbances having a much longer time period than in-
dividual Ton or TFI.
The power stage nonlinearity caused by the input filter is also demon-
strated in Figure 3.2. Being an.lntegral part of the power stage
during Ton in Figure 3.2(B), it withdraws its presence in Figure
3.2(C), thus severely increasing the nonlinearity of the power-
stage, and causing major complications in the derivation of a linear
power stage model for analysis and design purposes.
3.2 DiBital Signal Processor Nonlinearity
To characterize how a disturbance is propagated in the analog-signal-to-
discrete-time conversion, one is interested in how the duty cycle d(t) of
the power switch is being affected by a small disturbance in the processed
error at the Analog Signal Processor (ASP) output. Obviously, if one
seeks a complete analytical portrait of the propagation, such a disturbance,
the analysis, using Fourier techniques, would have to include all harmonics
of the disturbance frequency as well as the beat frequencies of the disturbance
frequency and the regulator switching frequency. Thus a single-frequency
input results in an multiple-frequency output, an inherent characteristic
of nonlinear circuit operation.
3.3 Various Nonlinear Analysis Techniques
A common starting point for switching-regulator analysis is the identification
of a state vector X and an input vector U. The (nxl) vector X contains all
the system state variables, while the (nxl) vector U is associated with the
regulator input voltage, the reference, etc. For continuous conduction the
system representation is:
x_= Flx_+ GIU during Ton
x_= F2x + G2U during TFI
-12-
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The (nxn) matrices F1 and F2 and the (nxn) matrices G1 and G2 are constant
matrices composedof various circuit and input parameters. In the case of
discontinuous conduction, an additional equation
x : F3x + G3U during TF2
is added to complete the system representation.
Starting from this commonrepresentation, various analysis techniques differ
only by the meansthrough which linearization of the nonlinear system is
achieved. These techniques have been described in detail in the literature
[4,5].
In the Discrete Time Domain AnalEsis, [6,7], the system equilibrium state is
numerically evaluated and linearization about the equilibrium is achieved
by analytically/numerically performing the partial differentiation of Bf/Bx,
where function "f" relates X at time instant tk+ l to X at an early time
instant tk in the equilibrium state. By so doing, the linearization applies
to a complete switching regulator as a single entity without separating it
into functional blocks and attacking each block piece by piece. For most
practical switching-regulator applications, a digital computer is indispen-
sable in carrying out the detailed numerical analysis.
In the Discrete Time Domain Simulation, [8], no linearization is needed as
the disturbance in the nonlinear system is allowed simply to propagate
through the state-transition matrices corresponding to one switched interval
until a specific threshold condition for that interval is reached, upon
which the disturbance enters into the next switched interval recurringly.
The process actually simulates the nonlinear-circuit response, thus depending
entirely on digital or analog computers.
In the AveraBe Time Domain Analysis [9,10], an averaged state-space represen-
tation for a complete switching period T is formulated by simply summing the
-14-
state-space representation of the individual switched interval Ti properly
weighed by the corresponding time ratio Ti/T. Linearization is accom-
plished through straightforward perturbation of the averaged representation.
A small-signal power-stage transfer function is thus obtained in the fre-
quency domain. The transfer function of the ASPis readily derived using
linear circuit analysis, as the ASPis strictly a linear device in small-
signal operations. The nonlinear DSPis treated by the describing-function
technique, Ill,12]. The power stage, the ASP, and the DSPare treated as
as three separate functional blocks, and the transfer function for each is
derived to facilitate a complete regulator system analysis.
In the Discrete Time Impulse Response Anlaysis, [13, 14], each topology
in Figure 3.2 is described by state-space equations. Through mathematical
manipulation of the state transition matrices for each specific time
interval, and matching up boundary conditions, a discrete time domain
representation can be derived that characterizes the system exactly.
This discrete system is subsequently linearized and approximated by a
continuous impulse response if one is willing to neglect switching
details and study the long range trends. The frequency domain transfer
function can be derived simply by performing the Laplace transformation
of the linear impulse response.
The discrete time domain modeling technique provides a uniform approach
which covers both continuous and discontinuous inductor. The model
derived from the discrete time domain technique is exact up to half of
the switching frequency, unlike the average model which is only a low
frequency approximation, lhe technique, however, becomes rather cumber-
some, sometimes impossible, to obtain a closed-form solution as the
order of the system increases beyond the second order. Consequently,
the existence of an input filter will complicate the analysis considerably so
that only numerical results rather than close-form solutions can be obtained.
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3.4 Selection of the Average Time Domain Analysis for the SCM.
Although the discrete time domain analysis and/or simulation offer a higher
degree of accuracy in describing the behavior of the control system, they
are, basically, numerical approaches. Consequently, it is difficult to
gain from the discrete-time approach any closed-form insight and to visualize
control-performance-oriented design procedures. Although the discrete impulse
response model of the power stage offers high accuracy and closed-form repre-
sentation, the method is sophisticated and obtaining a closed-form solution
becomes rather cumbersome when the order of the system increases beyond
the second order. The method is therefore somewhat impractical for generation
of design guidelines. Since the objective of this program is the pre-
paration of analytically-based and performance-oriented design guidelines,
the average time domain analysis approach is seen as a more suitable
engineering tool to fulfill the stated objective. In conjunction with
the fact that the skill of comprehending and performing the frequency
domain analysis resides in most engineers while the same cannot be
said for the time domain analysis, the average time domain (continuous
frequency domain) analysis is selected as the basic analytical tool
for this program.
In essence, the averaging technique provides a means of deriving an equivalent
linear circuit model, with all the RLC elements modified by the appropriate
duty cycle. The discrete nature of the system is therefore lost in the
averaging process. The approach is plausible due to the fact that a low-
pass filter generally exists at a converter output for ripple attentuation.
As a result, the small-signal behaviors of practical concern are usually con-
fined to a frequency range considerably lower than the switching frequency.
The circuit configurations to be analyzed are presented in Chapter 4.
The analysis will start in Chapter 5, with power stage transfer-function
derivations.
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CHAPTER 4
SCM-CONTROLLED DC-DC SWITCHING REGULATED CONVERTERS
Three most commonly used power-stage configurations, the buck, the boost,
and the buck-boost, are shown in Figure 2.1. Each can be controlled by an
identical SCM shown in the lower half of Figure 2.1.
Each of the three power stages converts an input voltage Vi to an output
voltage Vo. When power switch S conducts during on time Ton, energy is
stored in inductor L, which has a series winding resistanceR{. The conduct-
ing switchS causes diode D to be back biased, and load current in RL is
contributed by output capacitor C, partially for the buck converter and
entirely for the boost and buck-boost converters. Capacitor C has an equiv-
alent series resistance Rc. When on tin_ Ton is completed, off time TFI
is initiated, and continuity of current in L is maintained by a current
through D, which supplies load RLand replenishes the charge in C. Neg-
lecting all dissipative voltage drops associated with L and C, equal flux
excursions in L during Ton and TFI for "continuous-conduction" operations
dictate that
Vo --Vi/(l + TFl/Ton ) buck (4-I)
Vo = Vi (I + Ton/TFI)
Vo : Vi (Ton/TFI) (Ns/N p)
boost (4-2)
buck-boost (4-3)
Thus, by controlling the time ratio Ton/TFl, a constant Vo can be maintained
for a varying Vi for as long as
V° < Vi buck
V° > Vi boost
buck-boost
Vo _ Vi
As stated in Chapter 2, the SCM is composed of an ASP and a DSP. The
central element of the ASP is an integrator-amplifier with a feedback
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capacitor CI, as shownin Figure 2.1. It processes the following three signals:
e The dc output voltage vo through a voltage divider RI-R2 and
the dc loop resistance R3.
• The ac voltage Vac across a winding on filter inductor L, through
the ac loop resistance R4.
• The rate of change of vo, i.e., dVo/dt, through capacitor C2
and resistance R5.
Let g = R2/(R l + R2) be the divider ratio of the dc loop, the voltage gvo
is then compared with reference ER. The difference Vdc = gvo-E R becomes
the dc error input to the integrator amplifier. The dc output level VT
of the integrator amplifier is determined by Vdc. Concurrently, an ac
voltage, Vac, is differentially fed to the amplifier. Both Vdc and Vac
are integrated; the triangular integrator output is superimposed on the
amplified dc error to intersect a fixed threshold level ET, which actuates
the DSP to control the duty cycle of power switch S. To improve the transient
response, capacitor C2 and resistor R5 are added to sense dvo/dt. Any
transient change in vo will cause a current in C2-R5, which is processed
by the integrator amplifier to cause a corresponding change in the duty
cycle in the direction of restoring vo to its nominal state.
The leading edge of the digital pulse output from the threshold detector
is used to actuate the DSP. The DSP is composed of IC oscillators, time
delays, and memories [3]. Depending on how the DSP is mechanized, the duty-
cycle control can be achieved through a variety of combinations of Ton
and TFI, which include: (1) constant (Ton + TFI), variable Ton and TFI,
(2) constant TFI, variable Ton, (3) Constant ViTon (or constant Ton), variable
TFI. Any of these DSP mechanizations is capable of providing a regulated
Vo per equations (4-I) to (4-3) for the respective power stages.
The following features should become apparent from the foregoing description.
• Since there always exists, within any switching regulator
configuration, an inherent ac waveform suitable for ac-loop proces-
sing within the ASP, the SCM implementation shown in Figure 2.1
can be readily applied to achieve the desired analog-to-discrete-
-18-
time convertion for all types of switching regulators.
All possible duty-cycle control laws are within the
ready implementation of the DSP.
The circuit shown in Figure 2.1 thus exhibits a commonality in accommodating
various power circuits as well as control laws. It therefore serves as the
basic configuration for all analytical effort to be pursued in this program.
The analysis starts in Chapter 5, with the derivation of transfer functions
for all three power stages.
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CHAPTER5
POWERSTAGETRANSFERFUNCTIONSANDBLOCKDIAGRAMS
Having adopted the average time domain analysis, the power-stage functional
block is now analyzed for each of the three power stages shownin Figure
2.1. The analysis will be carried out in the "continuous-conduction" op-
eration, as this is the prevalent operating modefor most dc-dc converters.
The discontinuous-conduction operation will occur at light load, but it is
seldom used as the intended design at full load since it leads to a higher
semiconductor peak current and a poorer form factor for all the power-com-
ponent Currents. Consequently, the SCM design guidelines will be formulated
for the continuous-conduction operation only. The effect of the discontinuous-
conduction operation on the control system will be treated in Chapter 15.
However, no design guidelines have been contemplated.
The continuous-conduction power stage receives two small-signal inputs:
the input voltage vI and the duty cycle d. To derive the power-stage
transfer function, one must formulate output v0 in relation to these two
quantities. The formulation can be acieved in the following sequences:
(1) Matrix formulation for power stages during Ton and TFI.
(2) State-space averaging and perturbation.
(3) Linearization and System Behaviors.
(4) Transfer function and block diagram derivations.
To enhance commonality, the three different power stages in Figure 2.1 will be
treated concurrently.
5.1 Matrix Formulation For Power Staqes During On Time and Off Time.
During Ton and TFI, three power stages shown in Figure 2.1 can be represented
in Figures 5.1(A) to (C), respectively. State variables are chosen as
follows:
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Buck x/ : [iL, vC] (5-i)
T
Boost _ = [iL, VC] (5-2)
T
Buck-boost x = [¢ , vC] (5-3)
Where iL is the inductor current, and VC is the capacitor voltage in Figure
_l. Flux _ is chosen as the state variable for the buck-bOost converter in
place of the inductor current, as the flux is continuous with time whereas
the current is not in this converter. The complete behavior of each power
stage can be described by the following two sets of equations:
For T Interval :
on
: A1 x__+ bI vI
Vo= C1T x_
(5-4)
For TFI Interval:
_x : A2 x + b2 vI
v0: c2T (5-5)
Here, AI, bI, C_, A2, b2, and C_ are constant matrices composed of circuit
parameters. It is proved that if the assumption RL_mR C + R_ is made, the
following matrices are obtained:
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For buck power staqe:
Al =
_ 1 (R_ + Rc)I_
C
bI = i]
0
C1T = [ Rc I]
'b2=I °]o
,C 2 Rc
11l
(5-6)
For boost power stage:
I R
A1 = L
0
bI = ;]L
0
011
CRL
A2=
, b2 =
R_ + Rc
L
l
l
L
(5-7)
C1T= [ 0 I]
,c2T : [ Rc i]
For buck-boost staqe:
A
l
bI =
T
Cl ' =
R
_E
Lp
0
I]
0
[° l]
-l
CRL
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A2=
'b2: I
c2T: [
R S +
L
S
N
S
LsC
0
N R
S C
Ls
R
C
l
CR L
5.2 State-Space Averagin 9 and Perturbation
Averaging over a single period (dT + d'T) where d = Ton/T , T = Ton + TFI ,
and d' = l - d, equations (5-4) and (5-5) are combined to give:
= [dA 1 + d'A2] _ + [dbI + d'b2] vI
Vo= [dcIT + d,c2T ] x_
(s-g)
Oft
)_= Ax + b vI
Vo:cTx_
(5-1o)
Substituting eqs. (5-6), (5-7), and (5-8) into (5-9) and (5-I0), one can
obtain:
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For buck power stage:
A = IdA l + d'A 2] :
R_ + Rc
CRL
(5-11)
cT=[dCT+_'CT]= [R_ I]
For boost power stage:
R_ + d'R c
A--
k
!
C
1
b: L
d' "_
L
CRL
(5-12)
cT= [d'Rc i]
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For buck-boost power stage:
b
cT=
Rs + d'R c
Ls
d'N s
LsC
Np
0
d,Ns RcLs
!
N s
assuming _I_ - Rs
1 Lp Ls
(5-13)
In the derivation of (5-13), a simplifying assumption Rp/Lp = Rs/L s has Seen
made.
The state-space averaging has combined the different circuit topologies
corresponding to Ton and TFI into equivalent time-varying systems which
are presented in equations (5-II) to (5-13). Each of these systems can
be linearized using perturbation techniques, by introducing the line
A A
variation ¥i and the duty-cycle variation d in the following forms:
a
vi = VI + vi
a
d =D+d
A
d' = D' - d (5-14)
where VI is the dc line in)ut voltage, D is the steady-state duty cycle corr-
esponding to VI for a given VO, and D' is equal to (l-D). Such perturbations
cause the state vector _and output voltage v0 to be similarly perturbed:
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x = X + ^ (5-15)
x
A
v0= V0+ v° (5-16)
Substituting (5-14) and (5-15) into the first part of (5-I0), and knowing x t 0,
one obtains:
(A X + b VI) + (A ^ ^ ^x = _ x + b vi) + [(A l - A2) _X + (bI -b2)Vl] d
(steady-state) (line variation) (duty-cycle variation)
A ^
+[(A l - A2) __ + (bI - b2) vii d
(nonlinear term)
Substituting (5-15) and (5-16) into (5-I0), one obtains
 o:CT _ _x d + [C -c ! d
(line) (duty-cycle) (nonlinear)
(5-17)
(5-18)
It can be seen from (5-17) and (5-18) that the perturbed state-space description
and output voltage are nonlinear due to the presence of the products of time-
A A ^ A
dependent quantities x and d as well as vi and d.
5.3 Linearization and System Behaviors
Assuming that under small-signal perturbation the departure of each state from
its corresponding steady-state value is small in relation to the steady-state
value itself, namely:
A A A
vi d x ^
<< l, << l 1 <<l x2
_ ' _ _ _l
VI D X 1 x2
A ^ A
where X = __(XI,X2) and X =(xl,X2)-
Then, the second-order nonlinear term in eqs. (5-17) and (5-18) becomes
negligible, and a linear system emerges. Separating steady-state (dc) and
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small-signal (ac) portions of the linearized system, the followinq n_sults
are obtained:
Steady-state:
X : -A -I b VI
V0 : CT X: _CT A-I bV I
(5-19)
Small-signal:
a
x^ = A__ + b_i +[(A l - A2) X + (bI - b2) VI] d
T A^ =C T ^ T C) X dvo x_ + (Cl - _ (5-20)
Equations (5-19) and (5-20) are foundations for defining the following
system behaviors"
(l) AInput to Output Disturbance Attenuation, with d = 0
A
From (5-20) with d : 0,
A a
_:A_+bv i
^ = CT ^
Vo
_(s)
- : (sl - A)
_i(s)
-l
A
vo (s)
°
A
vi (s)
: CT (sl - A) -l b
(S-21)
(5-22)
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a Duty cycle to Output Disturbance Attenuation, with v i : 0
From (5-20) with _i = O,
_ A
x : A__ + [(A l - A2) X + (bI - b2) Vl] d
x
A
d (s)
: (sl - A) -l [(A l -A2) X + (bI -b2) VI] (5-23)
A
Vo(S)
(s)
: CT (sl - A) -I [(A l - A2) X + (b 1 -b2)VI] + (CT - C_) X
(5-24)
Here, I is the unity matrix. Equations (5-21) through (5-24) are genera],
and can be used for deriving transfer functions in terms of circuit
parameters for each power stage.
5.4 Transfer Function Derivations
The Transfer Functions to be derived include the following:
Q Steady state dc input-to-output voltage, Vo/V I
A A
e Voltage ratio Vo/V i
A A
• Output voltage to duty cycle ratio Vo/d
5.4.1 Derivation of dc Stead_-state Ratio of Output to Input Voltage
From eq. (5-1g),
Vo
= _CT A-Ib
VI
(5-25)
Substituting (5-II), (5-12) and (5-13) to (5-25), and assuminq that the
load RL is much qreater than any of the winding resistance or the ESR,
one obtains:
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For buck power stage:
r R_ + Rc
VO =-[R c I] L
V
I
l
C
l
CRL
-I
D l
L
I
0 -
J
~D
(5-26)
For boost power stage:
VO = - [dR
C
VI
1]
R + D'R c
L
!
C
°'IL
!
I
CRLJ
-l
|
l
D'
(5-27)
For buck-boost power stage
voo,]-- sRc 1VI L Ls Rs + D'R cL$
D'N s
LsC
- -l
D'
.,s___I
Np
-I
LO
RLC
N D
$
Np D'
(5-28)
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5.4,2, Derivation of Small-Signal Ratio of Output to Input Voltage
Let ratio _o ( AS)/Vi(S) be designated as Foi(S), then from eq. (5-22),
A
-l
v°(s) : CT (sl - A) b
Foi(S) = _i(s )
(5-29)
By substituting (5-11), (5-12), _nd (5-13) to (5-29), and assuming that
load RL is much greater than any winding resistance or the capacitor ESR, one
has:
For buck power stage"
Foi(S ) : [R c I]
-I
s+ L [ D
1 s+ l
-_ cT L 0
D
LeC
l + SRcC
R R
l e+ ce)+ l
s 2 + S(CT L + Le
(5-3o)
The quantities Le, Re, and Rce are defined later.
For boost power stage:
Foi(S) = [D'Rc l] I R_ + D'R c D' 1
s+ L [-
D' 1
C S+cT L
1
(_-) LeC
l + SRcC
s2 s CRL
+ (l_Z_+
R R
e + ce l
L ) + L---C
e e
(5-31)
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In deriving (5-31), the assumption l>> (Re + Rce)/RL is made.
For buck-boost power stage:
L I
S ÷
Rs + D'Rc
Ls
D'N
S
-l
D'
l
s + R- C L 0
l
( D Ns} LeC
D' Np
1 + SCRc
CTL R Rce.) ls2+s( + e+ +Le L-_
(5-32)
In deriving (5-32), the same assumption used in deriving (5-31) is made.
Notice that except for D, I/D', and (D/D')(Ns/N p) in the right-hand side of
(5-30), (5-31), and (5-32), the remainder of the equations are identical.
This common term is:
l l + SRcC
Re + Rce) l
Fp(S) = L-_ s2 +S(1CRL + Le +
The quantities Re , Le, and Rce are defined by the equations:
Re : R_
Le = L
Rce = Rc
for buck power.stage
(5-33)
(5-34)
R
e
t
e
: R_I(D' )2
L I(D' )2
Rc/D'
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for boost power stage
(5-35)
= R I(D')2
Re s
Le : Ls/( D,)2
= R /D'Rce c
for buck-boost power stage
(5-36)
Having defined Fp(S) completely, eqs. (5-30), (5-31), and (5-32) can be
simplified to read:
A
Vo(S)
- F (s) Fp(S)
Foi(S) = _i(s ) I
(5-37)
where
Fi(s)=
D for buck power stage (5-38)
for boost power stage (5-39)
D Ns for buck-boost power stage (5-40)
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5.4.3 Derivation of Small-Signal Ratio of Output Voltaqe to Duty Cycle
A A
Let ratio Vo(S)/d(s) be designated as Fod(S), then from eq. (5-24),
Fod(S)
^ (s)
Vo
m
cT(sI-A) -l [(AI-A 2) X + (bl-b2)Vl]
+ (clT - C2T) X
(5-42)
Attention is now focused on expressing X and VI as functions of V0. The
relation of VI to V0 has been derived in eqs. (5-26) to (5-28) for all three
power stages. The relation of Xto V0 is given in (5-1g) which states:
= -A-Ibv I
V0 = cTx = _CT A'IbVl
Substituting eqs. (5-11) to (5-13) and eqs. (5-26) to (5-28) into the above
equation, and assuming that RL>>R L+ Rc, one has:
x -- vo
l
for buck power stage (5-43)
X
V0
-34-
for boost power stage (5-44)
D'Le !
X = NsRL V0 for bulk-boost power staqe (5-45)
l
Substituting into (5-42) the matrices for X given in (5-43), (5-44),
and (5-45) and the values of VI as derived in eqs. (5-26) to (5-28), and
using the matrices of CT, sI-A, Al, A2, bl, b2, C_, and C_, knownpreviously,
one can obtain:
A
Vo(S)
Fod(S ) - - FD(S ) Fp(S)
_(s) (5-46)
where
FD(S) =
Vo for buck power stage (5-47)
D
+ Req )Vo Le for boost power stane (5-4_)
b-r (l-s RL
i vo_ (l-s )
L +R
Vo (I+SD e ecL)
DD---r RL
v0 DL
- DD' (l'SR-_)
for buck-boost power stage (5-49)
The existence of a"positive-zero" term in the form of (I-SK) is evident from
(5-48) and (5-49) for boost and buck-boost power stages [lO, ll]. In deriving
(5-48) and (5-49), the inequality RL >2 Req has been assumed. The term Req is
defined in equation (5-53).
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Having derived the power stage dual-input describing functions, Foi(S ) of
eq. (5-37) and Fod(S) of (5-46), the power-stage block diagram is readily
conceived as that of Figure 5.2. Here, Fl(S ) is given in eqs. (5-38), (5-39),
and (5-40), for the buck, boost, and buck-boost power stage, respectively.
Likewise, the corresponding FD(S ) can be found in eqs. (5-47), (5-48), and
(5-49). Circuit parameters shown in Fp(S) are illustrated in Figure 2.1
and further defined in eqs. (5-34), (5-35), and (5-36).
It is often desirable to visualize F (s) in the form of an equivalent
P
circuit. The following definitions are made:
2 i
o L C (5-50)
e
R +R
2_ = _-(%+ e L ce) (5-51a)
O e
Expanding (5-51a) and using (5-50) we have:
L C(Re+Rce)
2K =__i ( e + _ )
_o (LeC) RL L C
e
2L
1 ( o_ + _o2C(Re+Rce ))
_ L
0 e
+ WoC (Re+Rce)
The term in parenthesis can be modified to read
(Re+Rce) = (Re+Rce- Rc+R c) = (Req+ Rc)
where R = R + R -R . Thus:
e.q e ce c
L
2_ = o_____e _o C (ReqRL + +Rc) (5-51b)
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LeC sz s(L_l + Re+Rce ÷_ 1
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FIG, 5,2 TRANSFER FUNCTION BLOCK DIAGRAM
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Using (5-50) and (5-51a) in (5-33), the expression for F (s),
P
i + SR C
c
F (s) = (5-52)
p 2
--s ) (s__) +(,,-7- + 2_ 1
o 0
L
The damping terms in 2_, namely _ and C(Req+Rc) , can be seen in the
equivalent circuit representation for F (s) in figure 5.3 where, usingp '
expressions for R from (5-34), (5-35), and (5-36) in R , we have:
ce eq
Re for buck
Req =
Re+R e _, for boost and buck/boost
(5-53)
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FIG, 5,3 EQUIVALENT CIRCUIT BLOCK DIAGRAM
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CHAPTER 6
ANALOG SIGNAL PROCESSOR TRANSFER FUNCTIONS AND BLOCK DIAGRAMS
Tha Analog Signal Processor (ASP) isolated from Figure 2.1, is illustrated
in Figure 6.1. The ASP processes multiple input control signals derived
from the power stage, and delivers its analog output to the Digital Signal
Processor to effect the required analog-signal-to-discrete-time conversion.
From a small-signal viewpoint, the ASP is essentially a linear network,
with a common configuration for all three power stages. Three signals
processed by the ASP are converter output-voltage vO, rate of change
dvo/dt, and voltage vAC across the sensed winding associated with the power
inductor.
The loop sensing v0 is the same as any conventional dc loop. The sensed
v0 is processed by an amplifier with reference ER to generate an amplified
dc error, which then contributes to the control of the dc level of output
voltage VO. The loop sensing dVo/dt serves to shape the frequency
response in such a way as to improve the regulator system dynamic response.
a
The loop sensing vAC across the inductor fulfills two functions. The
first function is to couple the large-signal switching voltage across
the inductor to the integrating amplifier. The large voltage signal is
integrated to form a triangular output. The triangular output is super-
imposed on the amplified dc error to form the integrator output voltage
VT. The triangular ramp in VT, working in unison with a fixed threshold
level in the DSP and a control law prescribed by the DSP to be discussed
later, effects the required duty cycle control. The second function of
sensing the inductor-voltage is to derive the lower-frequency small-signal
disturbance across the inductor, thus providing additional loop compensation.
This particular compensation is responsible for many favorable performances
exhibited by SCM-controlled switching regulators. The adaptive stability,
a fundamental feature of the SCM, is made possible by this componsation.
This chapter discusses the small-signal behavior of the ASP. The only
objective is to obtain the transfer function and the block-diagram rep-
resentation of the ASP. No attemp is made here to reveal the virtues of
the ASP such as its adpative nature. The ASP features will become clear in
-40-
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FIG. G, 1 ANALOG SIGNAL PROCESSOR SCHEMATIC
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later chapters concerning SCM-controlled regulator performances.
^ ^
6.1 ASP Transfer Function In Terms of Vo and Vac
In performing the small-signal analysis of the network shown in Figure 6.1,
reference ER is replaced by a short circuit. Applying Kirchhoff's law
at node A,
A A A A A
V V -V V -V
x +_x___ + x g
R2 R1 R3
: 0
(6-I)
where ^
is the voltage across R2 as shown, and _g is the differentialV x voltage
across the amplifier input. At node B, the following equation applies:
A A A A A A A A
g x + go + +
R3 R _ 1 R4
5 sC2 sC1
- 0
(6-2)
The open-loop response of the amplifier is A(s), i.e.,
A A
Vt : -A(s) Vg (6-3)
A
Eliminating vx and vg
in eqs. (6-I) to (6-3), one has
(i_+ I_!_)^ l ^
^v Rx+R3 ZC v° + RT vac
t = 1 _1 1
A-(TT(RX+R3÷_+ Zc + sc1) + sci
(6-4)
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where
R1R2
Rx = RI + R2
(6-5)
l
Zc = R5 + sC2
(6-6)
g
Rl + R2
(6-7)
Equation (6-4) can be reduced to:
_t(s) = - FDc(s) _o(S) - FAc(s) ^Vac(S)
(6-8)
where
FDC =
_._.q.___+ 1
Rx+R 3 Zc
Rx--_;+__ +_cI +_,cI
(6-9)
FAC :
l
R4
I (-11----+-_-I + 1 Ci) +sC 1Rx+R 3 R4 _ + s
(6-I0)
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The foregoing analysis holds for all three power stages, as the term
Vac represents ac signal across the inductor, without regarding an
inductor for any specific power stage.
^ A A
6.2 Derivation of Vac as a Function of Vo and d
The fact that vAC is derived from the inductor of a given power stage
suggests that the small-signal contents of vAC will be different for
different power stages. Using the equation
^
Vac(t) = N3 dt (6-II)
^
as a common starting point where N3 is the sensing turns and d_/d t
is the rate of change of induction-flu_ the task at hand is to express
A
Vac(S) as functions of other known control signals for each power
stage. Since the power stage has been linearized through state-space
averaging, equation (6-11) can be expressed as:
A
Vac(S ) = N3 s _(s)
(6-12)
where,
:
A
L i_(s)
N
L _(s)
A (s)
for buck
for boost
for buck/boost
(6-13)
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A A
In (6-13), flux _ (s) is related to inductor current i_(s) through
inductance L and main-winding turns N.
It is recalled that iL for buck and boost power stages and ¢ for buck-
boost power stage were chosen as state variables in Chapter 5. The
A ^
state-variable vector _ -is related to i'nput voltage vi and duty cycle
by the equations:
= (Sl_A)-Ib (where _ : o_
vi(s)
(Repeat of 5-21)
A
X(s) : (SI_A) "l [(AI-A2)X + (bI -b2)Vl] (where Oi " o)
_(s)
(Repeat of 5-23).
Substituting into these equations the known matrices A, b, Al, A2,
bl, and b2, one has:
For buck power stage:
A LeC s C + 1
x-_Z_L:
_i(s) A 1
(6-14)
^ L---C D'- [sC + 1
xsC_L__ e
_(s) _
(6-15)
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For boost power stage:
l l
7X_XX___ = (D' LeC
¢i(s)
(6-16)
1 I
V
o ,2
_(s) LeC D
_s) A I' 1C+FLLD'
- _LL (SLe + Req + Rc
(6-17)
For buck-boost power stage:
D
_(s) _ "p
A
vi (s) A
__(s) _ Vo
A
d(S) a
I I]"S+RL--_-Ns
D _ LeC
[ i >Il(sRLc)lDT s + + RLNsC l
b-_e C + Le
(6-18)
(6-19)
where a in equations (6-14 through (6-19) is given by the expression:
R +R_\
1 eq ._/ 1
a, : s2 + s _--_---+ + •Le / L-_c-
_"L
(6-20)
From state variables defined in eqs. (5-I), (5-2), and (5-3), one
obtaines readily the following:
-46-
For buck power stage:
-_(s) _ l l D (I + sCR L)
^vi(s) A LeC RL
(6-21)
A
i_(s) _ l l V0 (l + sCR L)
(s) A LeC DTL
(6-22)
For boost power stage:
A
i (s)
- 1 1 1
vi(S) A LeC (D,)2RL
(I + sCR L)
(6-23)
i_(s) 1 l V0
_(s) _ LeC (D')2R L
(2 + sCR L)
(6-24)
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For buck-boost power stage:
_i(s ) : A Np s + RLc
(6-25)
__(s) : I Vo
^ a DNsd(s)
l+__D_D)s + RLC (6-26)
-48-
A A
From eqs. (6-21) to (6-26), the composite expressions of i_ and
become the following:
For buck power stage:
1 1 D ^
?_(s)=_ _ _ (i+sCRL)vi(s) (6-27)
l l Vo
LeC DRL
(l + SCRL) _(s)
For boost power stage:
^ 1 1 1
i_(s)-
A LeC (D')2 RL
+
1 1 VO
LeC (D,)2RL
(l + sCR L) _i(s)
^
(2 + SCRL) d(s)
(6-28)
For buck-boost power stage:
)(s) - D
Np
(1)S ÷ R--_- A
vi(s)
÷
VO I +D
DN-_(s+ R,C ) _'(s)
(6-29)
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The term vi(s) on the right-hand side of equations (6-27) thorugh (6-29) may
now be replaced by expressions involving So(S ) and _(s) for each of the
three power stages. Equations (5-37) and (5-46) are combined to yield
the composite expression
 o(S): Fr(s)Fp(S) + FD(S) Fp(S)C(s)
which may be solved for Vi(S) to yield
A
A
^ Vo(S) FD(S) d(s)
Vi(s) = _-_ rl(s ) (6-3o)
Equation (6-30) is general, and holds for all three power stages. Substi-
tuting equation (6-30) successively into equations (6-27), (6-28), and
(6-29), and using the expressions for FI(aS), Fp(S), and F_(s) found in
A uA
chapter 5, equations relating the terms i_(s) and ¢(s) to Vo(S) and _(s)
for each of the three power stages may be obtained. These equations are:
For buck power stage:
^ (s) - 1 1 + sCR L ^
is RL 1 + sCR C Vo(S)
(6-31)
For boost power sta.ge:
^ 1 + sCR L ^
is(s) = D-,RL(I+'SCRc) Vo(S)
V0
÷
(D')2 RL (6-32)
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For buck-boost power staqe:
: Ls 1 + SCR L _o(S L_ss Vo _(s)
_(s) Ns D'R L (l + sCRc) ) + Ns (D,)2RL
(6-33)
Substituting (6-31), (6-32), and (6-33) into (6-12) and (6-13),
^ [ ]Vac(S) = F3(s) Fl(S) _(s) + F2(s)_o(S) (6-34)
where:
For buck power stage:
Fl(S) = 0
F2(s)
1 1 + sCR L
D
RL I + sCR c
F3(s ) : snL
N3
n
N
(6-35)
For boost power stage:
F](s) - Vo
(D')2R L
l + sCR L
F2(s) = b'rRL (l + SCRc)
F3(s) = snL
N3
fl - N
(6-36)
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For buck-boost stage:
FI(S) :
F2(s) :
F3(s) = snL
N3
n
Vo
(D')2R L
1 + sCR L
D'R L {I + sCR c)
(6-37)
6.3 ASP Transfer Function and Block Diagram
Equations (6-8)and (6-34) completely define the transfer function of the
ASP. An equivalent block diagram is readily shown to be that of Figure 6.2,
where FDC, FAC, Fl, F2, and F3 are given in eqs. (6-9), (6-I0), (6-35),
(6-36), and (6-37), respectively. Functions FDC and FAC are identical for
three different power stages, whereas Fl, F2, and F3 are somewhat different
for each power stage.
-52-
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CHAPTER7
DIGITALSIGNALPROCESSORDESCRIBINGFUNCTIONANDBLOCKDIAGRAM
The Digital Signal Processor (DSP)converts the output voltage vT of the ASP
into discrete-time pulses to control the on-off of the power switch. Voltage
vT, which contains the amplified dc error and the triangular ramp, is made
to intersect a fixed threshold level. A digital signal is issued at the DSP
output when the intersection occurs. This signal initiates a switching
event for the power switch. The duration of the switching event and its
repetition rate are prescribed by a control law implemented in the DSP.
The present chapter is devoted to the derivation of the DSPdescribing
functions for a variety of control laws. The control laws can be implement-
ed with either one of the following:
• Constant on time regardless of converter input voltage vI.
m Constant on time for a given converter input voltage Vl, with vI Ton
being kept constant.
• Constant off time.
• Constant on time plus off time, i.e., constant frequency.
For reasons discussed in detail in Reference [3], the last two control laws
are preferred by the SCMdue to their more effective peak-stress limiting
and source EMI control. Being the more con_nonlyused approach, the constant-
frequency DSPwill serve as an illustrative example for the describing-
function derivation. Derived results for other control laws will also be
summarized.
7.l Definition of Pulse Modulator Stage
In a typical two-loop control system, as illustrated in Fig. 7.1 for
the buck regulator, a dc loop is employed to sense the output voltage of
the converter to achieve a proper dc regulation, and an ac loop is used to
sense the switching waveform across the output filter inductor to provide
a triangular ramp vT at the integrator amplifier output. This ramp, when
working in unison with the externally generated threshold level, produces
the necessary mechanism to effect the regulator duty-cycle control. Using
the constant frequency duty cycle control shown as an example in Fig. 7.2,
the clock initiates the on-time and the intersection of the integrator out°
-54-
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put voltage vT with the threshold voltage ET marks the termination of the
TON interval. During the on-time interval, the slope of the ramp voltage
vT decays almost linearly with a slope SN approximately by the following
equation
SN
-n(v I - Vo)
R4C l
where vI -v0 is the voltage drop across the energy storage inductor and
series resistor R_, n is the turns ratio of the ac sensing winding, and
R4C l is the time constant of the ac loop. The length of the subsequent
off time is determined by the next clock signal of the predetermined
interval _ON + TOFF)" The slope SF of vT during TOF F is approximated by
nv 0
SF = R4C1
Following this pattern, the duty cycle signal d(t) is illustrated in
Fig. 7-2. If the converter is subjected to a small-signal low frequency
disturbance, the votlage waveform vT, shown as the solid curve in
Fig. 7.3, will be modulated. As a result, the duty cycle signal d(t)
also contains a low-frequency-modulation component. It is shown in Fig. 7.3
that the integrator output voltage contains the following information:
a low amplitude error signal (disturbance) propagated through both the
dc feedback loop and the ac feedback loop, and a high-amplitude switching
waveform generated by the operational amplifier integrator. The latter
which provides a necessary ramp function for analog-to-digital conversion
is considered as an integral part of the duty cycle pulse modulator. The
low-amplitude error signal and the high amplitude ramp switching waveform
are integrated into a composite waveform vT by the operational amplifier
summing junction. In order to characterize the pulse modulator by a
describing function, it is necessary to separate the composite waveform
of vT into two components as illustrated in Fig. 7.4, one representing
the low frequency error signal as the input to the intended pulse modulator
model, and the other representing the switching frequency triangular ramp
which is a necessary element in the pulse modulator to implement the
analog-to-digital conversion. It should be noted in Fig 7.4 that
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not only are switching intervals, TONand TOF F, modulated by a low
frequency disturbance, so are the respective slopes, SN and SF.
To characterize the small-signal behavior of the DSP, a low-frequency
disturbance vX, shown in Figure 7-5, is injected between the amplifier
output and the threshold-detector input, where:
vX (t) = A Sin _t (7-I)
As a result of the disturbance, Vx(t), waveforms of vT(t), Vy(t),
and d(t) can be constructed in Figure 7-6, where
vT(t) = Vx(t) + Vy(t) (7-2)
The duty-cycle signal d(t) at the DSP output, which contains a series of
pulses of equal amplitude but sinusoidally-varying pulse widths, will have
a low-frequency content corresponding to the input disturbance frequency.
Fourier-series expansions of d(t) and VT(t) become:
d(t) = D + aI sin _t + bI cos _t + .....
VT(t ) = VT + cI sin mt + dI cos mt + ....
(7-3)
The describing function FM of the DSP is defined as:
FM _ ___ (al2 + bl2)½ [_ bI dl ]Ot (Cl2 + d12)½ exp j(tan-I _- tan-I _ll )
(7-4)
In the following presentations, the describing function FM is derived for
a constant-frequency DSP. Analytical results and an operating subtlety
involving certain instability phenomenon beyond a stable duty-cycle range
will be discussed. An effective remedy to extend the stable operation to
a wider duty-cycle range is then analyzed. Finally, results of describing
function derivations for other control laws are summarized; the afore-
mentioned duty-cycle-related instability is found to be unique to the con-
stant-frequency control law.
-60-
55
O
O
O
0::(,-) It:C-)
l,_ Ii {3
li
.-10::
°<>I r-,<,-i_-_ I_
WW
I..- r_
i
0
w_
"-r
I--LI.J
Z...I
LI.I::3
L61I_.
i...Ill
i.I.i"r"
rml'-
-Ji--
Z0..
__z
(/)-
ill
I.I.I-r-
(")I-.
Z
_Z
I:=:_
I..-.it:
(/Itl.l
_I.I.
l,l_l
'-r_.
m..-=E
I.i.
C) E
Z o
On"
_n,,
I'-w.l
LI.Ii.i.I
_"r
ZI-.
.-, rn
r-,:
i,
-61 -

Before venturing into analytical details, it is worthwhile to provide a few
significant clarifications:
(i)
(2)
(3)
To simplify the derivations, it is assumed that the low-frequency
disturbance and the switching frequency are commensurate, i.e. a
disturbance cycle encompasses an integral number of switching
cycles, with the initiation of a switching cycle coinciding with
the beginning of a disturbance cycle. For conditions other than
the aforementioned, the mathematical derivations become intract-
able, yet the results are expected to be the same [Ill.
The describing function FM, as defined in eq. (7-5) and derived
herein, is applicable to all three different power stages.
Experimental verifications of the analytical results are quite
good for the gain portion of eq. (7-5) throughout the frequency
range of interest, but are somewhat dismal for the phase portion
at higher disturbance frequencies, (e.g. above 30% of the
switching frequency). To the author's best knowledge, no other
techniques have been reported to yield highly-accurate phase
information regarding the dc-dc converter analog-to-discrete-
time conversion process. Realizing that more research effort is
needed in this specific area, the derived phase of the DSP
describing-function will not be relied on exclusively in generating
the SCM design guidelines. Rather, the phase information based
on actual test-circuit measurement will be used to supplement the
formulation of design guidelines in Volume II of the Report.
7.2 Constant-Frequency DSPDescribin_-Function Analysis
Assuming the low-frequency small-signal disturbance Vx(t) does not material-
ly affect the slope of voltage Vy(t) at the integrator-amplifier output
during either the on-time or the off-time interval, then for a given set of
input and output voltages the triangular ramp, therefore, descends during
TON with a constant slope SF. Figure 7.6 can then be constructed in accord-
ance with eqs. (7-I) and (7-2). The on-time of each cycle is initiated by
a constant-frequency clock with period T, and theoretically is terminated
at the instant when the descending VT(t) = Vy(t) + Vx(t) intersects a thres-
hold level ET.
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The sinusoidal disturbance thus modulates the duty-cycle signa] d(t) as
shown. The analytical task at hand is to extract from d(t) the fundamental
component corresponding to the frequency of disturbance Vx(t), i.e., to
evaluate aI and bI of eq. (7-3) for d(t) and cI and d2 of eq. (7.-4) for vT(t)
of Figure 7.3 so that FM of eq. (7-5) can be determined.
7.2.1 Derivation of Coefficients aI and bI
The coefficient bI of eq. (7-3) can be derived as:
Jot'bI = _- ( cos _t dt +
t3
I cos mt .... )dt +
t2
B2= _ :I n+l (7-5)
Where
(t2n+l
B2n+l = m_2n
.
cos _t dt
TN2n+I T 2n+l
= 2 cos _(t2n + ---_---)sin _(--_) (7-6)
where T1 , TN3, T_ n+l are on time intervals shown in Figure 7.6.
An assumption is made here that the time interval between t2n_l and t2n+l
is Tp, the period of a switching cycle. This assumption is valid considering
that the small-signal disturbance frequency Is much lower than the switching
frequency. Thus:
2n-l 2n+l
TF = TF
It can be shown from Figure 7.6 that
A sin mt 2n+l - A sin _t 2n-l + SF(t2n- t2n_ l) - SN(t2n+l- t2n) : 0 (7-7)
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where A is the amplitude of the sinusoidal modulation signal.
may be rewritten to read:
T 2n+] 2n-I
2 A sin w( N " + TF )cos ,,,(t2n +2
2n+l 2n-I
TN TF
2
+ SF(TF 2n-l) - SN(TN2n+I) = 0
Equation (7-7)
(7-7a)
By invoking the aforementioned assumption of a time interval Tp between
t2n_l and t2n+l, equation (7-7a) becomes
Tp TN2n+I-TF 2n-l
2A sin _ _-cos _(t2n + 2 ")+ SF(Tp-TN2n+I)
Making the approximation:
T 2n+l
N -TF
cos _(t2n +
- SN TN2n+l = 0
2n-I
T-T
2 ) _ cos _(t2n + '_NN'F), where
(7-8)
and TF are the steady-state values one can solve for TN2n+lTN
' using (7-8).
mTp TN TF
TN2n+I _ SN+SFI [SF Tp + 2 A sin _ cos_(t2n + 2 )] (7-g)
Substituting eq. (7-9) into eq. (7-6), and realizing sin B_B when B
is small, the term B2n+l becomes:
_Tp
B2n+l : SN+S F [SFT P + 2A sin T COS _(t2n
TN
' 2 TF)]"
TN aT
cos _(t2n + -2-). _-T (7-I0)
where AT = Tp the period of one switching cycle.
Substituting (7-I0) into (7-5),
bl : 111n:IZ SN+SF _ cos _(t2n + )[SFT +
mTp
2A sin T COS m(t2n +
TN - TF
2 )]_TAT (7-11)
If AT << 2_ aT dt
-_-, one can approximate (7-11) by setting _-_ _pp and writing:
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2_
1 1 m cos w(t2n + T)[SF T +
bl = II(SN+SF) _PP o
_Tp Tp
2A sin T cos m(t2n - T + TN)]dt" (7-12)
where the summation of (7-11) is replaced by the integration of (7-12).
Upon integration, (7-12) reduces to the following expression:
2A :Tp _Tp SN
bI : (SN+SF)T P sin T cos( 2 SN--_F ) (7-13)
Making use of the fact that _Tpis very small,
_Tp . mTp
sin
2 2
SN_TP
: 1
cos 2(SN+SF)
.
equation (7-13) becomes
(7-14)
_A (7-15)
bI _ SN+SF
Following the same detailed procedure in deriving bl, one can prove that
aI _ 0 (7-16)
7.2.2 Derivation of cI and dI
From Figure 7.6, one has vT at t=t2n as:
vT(t2n) = SN(t2n+l - t2n) - A sin _ t2n+l + A sin _ t2n + ET
= SN TN2n+l- 2A sin
2n+l 2n+l
mTN TN
cos _(t2n + 2 ) + ET2
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(7-17)
Making use of the fact that _TN2n+I/2 is negligibly small, eq. (7-17)
can be simplified into:
TN
VT(t2n) _ SN TN2n+l- AmTN2n+Icosw(t2n+ T ) + ET (7-18)
Substituting (7-9) into (7-18) and discarding all terms containing cos2_t,
(sin mt2n)(COS_t2n), and _2sin mt2n, the low frequency fundamental
componentof VT(t2n) will emergeas:
SN-SF
VT(m)- SN+SF A_Tp cos mt2n (7-19)
Considering that vT here represents the peak amplitude of a triangular
waveform, its average value becomes:
SN-S F
_T = 2(SN+S F) A_Tp cos _t2n (7-20)
Therefore C l = 0 and dI = (SN-SF)/2(SN+SF)
Finally, substituting (7-15), (7-16), and (7-20) into (7-4),
Tp(SN-S F)
It is iterated here that Tp is the switching period, SN is the absolute
value of the slope of the unperturbed integrator ramp during the on time,
and SF is that during the off time.
7.3 .Duty-Cycle Instability for Constant-Frequency Control Law
The denominator of equation (7-21) is seen to have a term (SN-SF). In a
disturbance-free environment, a steady-state integrator output requires
that:
SN TON = SF TFI
i.e., the descending voltage during the on time must be exactly matched
by the ascending voltage during the off time within the same switching
cycle, lest the integrator eventually lose its linear operation. Con-
sequently, when TON and TFI are equal at a duty-cycle operation for d=O.5,
SN will be identical to SF. Consequently,
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(7-20a)
FM_ 0 for SN > SF or TON< TFI
FM( 0 for SN < SF or TON > TFI
A negative FM means a negative gain for the DSP. In conjunction with an
inherently-negative gain presented by the previously-described ASP, a neg-
ative FM results in a positive-feedback condition, causing system
instability. Consequently, unless a remedy is provided, the SCM operating
under a constant-frequency control law will cause the regulated system to
be unstable. The following observations are noted regarding the instabi-
lity phenomenon:
(1) The general analysis predicting the instability is not based
on any particular power stage; it is app]icable to all three
power stages previously described.
(2) A physical understanding was given in Reference [3] regarding
the instability, which is now completely analyzed. From the
description therein, it is clear that the duty cycle instabi-
lity will exist in any regulator which utilizes a voltage or
current state sensed within the regulator power stage as the
ramp function to control the analog-signal-to-discrete-time-
cycle conversion. It is by no means limited to the SCM.
(3) For triangular ramp, the instability is intimately related
to a 0.5 duty cycle. For other types of ramps such as a
slnusoidal or cosinUsoidal ramp, the duty cycle representing
the threshold of stability will be a different value.
(4) From eq. (7-21), as SN approaches SF, gain FM tends to increase
rapidly. This effect has actually been measured and confirmed
through laboratory testing.
(5) The conclusion that TON > TFI (or, d > 0.5) leads to instability
in a constant-frequency operation is true when the constant-
frequency clock initiates on time TON, and the regulator-control
terminates TON. This mechanization is illustrated in Figure 7.3.
If an implementation is made such that the clock initiates TFI '
and the regulator-control terminates TFI, then the condition
of instability is reversed, i.e., (or, d 0.5).
(6) This instability can be eliminated through circuit means, to be
discussed and analyzednext.
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7.4 Extendin 9 Stable Duty-Cxcle Operation Range
From eq. (7-21), it is clear that a stable operation can be extended
beyond the 0.5 cuty-cycle by increasing SN for a given SF in Figure 7-3.
Figure 7-7 illustrates the effect of such an implementation, where an
additional ramp with slope SE is added during the on time. The attendant
analysis is presented as the following.
7.4.1 Derivation of Coefficient bl
Expressing d(t) = D + a I sin mt + bI cos _t, coefficient bI can be
evaluated exactly the same as the previous case without an externally
added ramp:
l Z B2n+ l (7-22)bl = _ n=l
where
A It2n+lB2n+l = w cos at dt
t2n
TN2n+l
. = 2 cos m(t2n + 2
2n+l
T
N (7-23)
--) sin w 2
Similar to the derivation of (7-9), it can be shown that:
mTp TN-T F
TN2n+I _ SN+SFI IS F Tp + 2A sin T cos w(t2n + 2 )] (7-24)
Since (7-24) is exactly the same as (7-9), the Fourier analysis of d(t)
with an external ramp is the same as that of the previous case with an
external ramp. The results are shown in the following
A_
bI - SN+SF
(7-25)
7.4.2 Derivation of cI and dI for VT
Similar to eq. (7-17), the following equation can be derived from Figure 7.7:
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VT(t2n) : ET + (t2n+l - t2n)(SN+SE) + A sin mt2n A sin :t2n+l
= ET + (SN+SE)TN 2n+I
WTN2n+l TN2n+I
sin 2 cos _(t2n + _)
Combining (7-24)and (7-26), and letting sin(,.,TN2n+_2)---,.,TN2n+_2.
SN+S E mTp Tp
vT = ET + SN+SF {SFTP + 2A sin T cos _(t2n+l + --_-)}
s_+ _Tp Tp TN2B+ISF[SFTp + 2A sin T cos m(t2n+l +2--)]cos w(t2n +
(7-26)
)(7-27)
Extracting only the fundamental-frequency component from (7-27),
SN+SE Tp
VT(_) = AmTp SN+SFCOS _(t2n.l + T)
SF TN2n+I
- A_Tp SN+S F cos _(t2n + _)
AmTp
- SN+S F {(SN+S E) cos _(t2n - TN2n+l + TP2}
TN2n +l
- SF cos _(t2n + _)} (7-28)
Employing the approximation of equation (7-14) and neglecting higher order
terms, one obtains
A_Tp
VT(_): (SN+SE-S F) cos mt2n. (7-29)SN+S F
From Figure 7.7, the waveform vT is clearly not triangular as was Figure 7.6.
The average value of vT (_) is no longer simply VT(m)/2, but can be derived
as:
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1 AwTp
< VT > : TP { _F (SN+SE'SF) (
TN 2n+l
2 ) cos mt2n_2
AwTp
+ [ (SN+SE-S F) cos _t2n - SET P] TFTN2n+I} (7-30)
SN+S F 2
By simplifying (7-30) and retaining only the fundamental-frequency terms,
A A_Tp 2SE+SN-S F
= cos mt2n (7-31)VT 2 SN+SF
From (7-25) and (7-31), the DSP gain for this case becomes:
2 l
- (7-32)
^ Tp 2SE+SN-S F
vT
It becomes apparent from (7-32) that gain FM remains positive at 0.5 duty cycle
when SN = SF, due to the presence of the additional 2SE term in relation to
eq. (7-21). Stable operation is thus extended beyond the 0.5 duty cycle,
and can be maintained for any higher duty cycle for as long as the following
relation holds:
SF-S N
(7-33)SE > 2
Taking a duty cycle of 0.9 for example, which is high for a practical
application,
TON : 0.9 Tp
TFI = O.l Tp
With SNToN and SFTFI constrained to be identical for a steady state
operation,
SF = 9 SN
In accordance with (7-33), an external ramp with slope SE > 4SN is there-
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fore needed to maintain stable operations. If the required operating duty-
cycle range is reduced, the slope SE can be reduced likewise.
7.5 Describing Functions for Other Control Laws
In the previous sections of this chapter, the most-commonly used control
law has been used in all discussions pertaining to the DSP transfer
functions in terms of describing functions. As stated earlier, there are
other control laws, among which constant on time and constant off time
are the more significant ones. Their describing functions in conjunction
with the SCM applications can be derived in a similar manner [2]. Without
elaborating the analytical details, the derived results are presented as
the following:
For Constant on-time (TON) control:
l 2 exp (-J_ToN) (7-34)
FM = SN+S F TON
For Constant volt-second (vITon) control:
l 2Vl
FM-= SN+S F vITON exp(-J_ToN)
where
For Constant off-time (ToF F) control:
(7-35)
FM 1 2
= SN+S F _ exp (-JmToF F) (7-36)
Examining the gain portion of each describing function shows that FM is
always positive. It is thus concluded that there is no duty-cycle
related instability when control laws other than the constant-frequency
are used.
It is pointed out again that the gain information derived for FM in
eqs. (7-34), (7-35), and (7-36) have all been test verified. However,
good agreements to the same extent have not been obtained for the phase
information. Measured DSP phase delays at high disturbance frequencies
is quite significant. Figure 7.8 and 7.9 shows the measured pulse
modulator gain and phase for constant VIToN and constant frequency control.
-73-
00
L_
I
3$VHd
0
C._
C_
I
0
o
0
0
0
0
o
0
o
0
0
0
0
Q
i
I
I I I I
I
(_0) 30NII7dWV
-74-
C_
"4,
(,_
,,
C:)
,m,,
C)
C_
0
-,',
m
i
m
i
em
m
C_
C',J
0
tic
I--
z
0
(J
Z
0
I--
i...e
I--
Z
00
z
0
(j
n_
0
u-
uJ
co
-r
C:l
Z
Z
i,.,.e
(,9
n,"
0
F-
..J
0
UJ
o9
_J
n
U-
0
o')
F-
Z
UJ
U.I
n,-
09
UJ
CO
u_
3SVHd
0 Q
67
• _- 07
I I 0 I
0
0
-r
a. 0
0
0
0
0
0
0
0
0
0
0
Z
q . I I
(Sq) 30nll7dWV
I
,--4
I
C)
i
i
I
I
I
I
i
I.I_
L_
I--
Z
I--
Z
0
(.2
0
U_
W
c_o
-I-
Q-
Z _-"
,_ el:
Z
(,.9Z
l.U
0 I,-
I-- X
,_ I.,LI
..I
z
0
_- -r
l'--
ILl ,-.,
.J
O- 0
U.. I--
0 =_
0
Z
U.l >-
ILl Z
I_ ILl
U'J a
U.I
I=I.II_
I.I-
-75-
respectively. The measurementis madeby inserting a sinusoidal modu-
lation signal at the output of the operational amplifier integrator.
The fundamental componentsof both the input signal VT to the pulse
modulator and the output signal (base drive signal) of the pulse
modulator are extracted to provide the gain and phase of the pulse
modulator. It is shown in Figure 7.8 and 7.9 that the phase delay at
half of the switching frequency is as muchas 25° to 45". When the modu-
lation frequency is low with respect to the switching frequency, the
amount of phase delay is almost neliglble. The discrepancies between
the analytical model and the actual measurenmnts have to be taken into
account in both analysis and design to avoid unexpected instability of the
switching regulators. A major reason for this discrepancy can be un-
doubtedly attributed to the various assumptions and approximations made
in the mathematical derivations of these results. Judging from the
scarcity of literature dealing with the describing function of a switching-
regulator analog-to-discrete-time conversion, there appears to be a
need for a continued effort pursuing a more refined analytical technique.
7.6 DSP Block-Diagram Representations for Three Power Sta_es
The block diagram for the DSP is simply a single block with transfer function
FM. The equations relating the control modes to their respective FM values
are:
For constant-frequency control without external ramp: eq. (7-21)
For constant-frequency control with external ramp: eq. (7-32)
For constant-on-time control: eq. (7-34)
For constant volt-second control: eq: (7-35)
For constant off-time control: eq. (7-36)
These equations were expressed in terms of SN, SF, and the respective time
intervals, which apply equally well to all three power stages. However,
SN and SF for each power stage are different from the others. Consequent-
ly, for each control law, a specific power stage will have its unique set
of SN and SF-
Let n be the ratio of ac sensing turns to the main power inductor turns,
as shown in Figure 2.1.
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n = NACIN
n = NAc/N
n = NAc/NS
Then,
SN = n(VI-Vo)/R4C ]
= nVI/R4C 1
= n(Ns/Np)VI/R4C l
SF = nVo/R4C l
: n(Vo-Vr)/R4c I
: nVo/R4C 1
for buck power stage
for boost power stage
for buck-boost power stage
(7-37)
for buck power stage
for boost power stage
for buck-boost power stage
for buck power stage
for boost power stage
for buck-boost power stage
(7-38)
(7-39)
Using these expressions in the various equations derived for FM, and let-
ting the additional ramp SE (for constant-frequency control law only) be:
S_ = KSN (7-40)
the DSP gain expression for each power stage operating under a given
control law can be found from the derived results summarized in Table 7-I.
In Table_I, the pulse modulator gain is represented by the general
expression
2R4C1 (7-41)
FM = T
This expression is obtained by substituting equations (7-37) to (7-40) into
equations (7-32), (7-34), (7-35) and (7-36) neglecting the phase delay
term.
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CHAPTER 8
COMPLETE SMALL-SIGNAL BLOCK DIAGRAM OF SCM-CONTROLLED SWITCHING REGULATORS
Chapters 5, 6, and 7 have provided the low-frequency small-signal character-
izations of the three SCM-controlled switching regulator functional blocks:
the Power Stage, the Analog Signal Processor (ASP), and the Digital Signal
Processor (DSP). Based on the power-stage block diagram of Figure 5.3,the ASP
block diagram of Figure 6.2, and the single block FM derived for the DSP, a
complete system block diagram applicable to all three power stages operating
under any duty-cycle control law can be shown as Figure 8.1.
While both input and duty-cycle effects on the system output are repre-
sented in Figure 8.l, it is nevertheless noted that no output-current pertur-
bation has been included. Since this information will be needed in assessing
the output-impedance characteristic of each SCM-controlled regulator, it is
highly desirable to expand the generality of this block diagram by incorporating
in it the output-current-perturbation effect.
An output-current perturbation io applied to a SCM-controlled system results in
the following:
e It will cause an open-loop regulator to have a voltage disturbance
i Z where Z is the open-loop output impedance of the converter.
o p p
This voltage is then attenuated by the closed-loop regulator.
• A portion of io will cause disturbance of the output-inductor
current iA which in turn will contribute to the Vac sensed by the
ac loop of the SCM, as Vac is equal to snLiA. For two-winding Buck/
Boost converter, iA represents the equivalent inductor current
defined in Chapter 12.
With the output-current perturbation effects thus indentified, Fiqure 8.1 can
be _dified into Figure 8.2 to include these effects. The block diagram of
Figure 8.2 will serve as the basis for all small-signal performance analyses
to be performed in the following chapters. Except for blocks Zp and F4,
each block has been analytically identified. Strictly for convenience of
references, the transfer functions for all blocks shown in Figure 8.2 are sum-
marized in Table8-1 for each power stage. The newly added Zp and F4, will
be derived in Chapter 12 when the output impedance is studied.
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Figure 8.2 is a unified blockdiagram representation for the three
converter types. This block diagram will be employed to examine the
control loop dependent performance of the converter including stability,
output impedance and audiosusceptibility of the converter.
Stability. The loop stability is investigated via converter open-loop
transfer function assuming the disturbance from both the line and the
output are zero, i.e. vi = O. _ = O. By opening the loop at the pulse
modulator input, the open loop transfer function can be expressed as
GT(S ) = FM(S)FD(S)Fp(S)FDc(s)
+ FM(S)F3(S)FAc(S)[FI(S ) + F2(S)Fp(S)FD(S) ] (8-I)
Audiosusceptibility. The audiosusceptibility of a converter is evaluated
by the closed-loop input-to-output transfer function. It is employed to
measure the rejection rate of a sinusoidal disturbance propagated from
the converter input to the output. Assuming 7o = O, the closed-loop input
to output transfer function GA(S) is expressed as
A
Vo(S) FI(S) s)[l + Fl (s)F3(s )FM(S)]
GA(S)_ _ _ Fp( )FAc(S (8-2)
vi(s ) 1 + GT(S)
Output Impedance. The converter performance due to sinusoidal disturbance
at the output current can be investigated using the output impedance
characteristic. The output impedance is measured as the ratio of v%(s)/
A A
io(S), where io(S) is the sinusoidal disturbance at the converter output.
The output impedance is employed to measure dc or dynamic performance of
a switching regulator subjected to sinusoidal load variations.
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Letting Oi = O, one can express the output impedance as
Oo(S)
^ - Zo(S):
io(s) 1 + GT(S)
Zp(S)(I+FM(S)FI(S)F3(S)FAc(S))+FD(S)F_(s)F3(s)F4(S)FAc(S)FM(S)
(e-3)
These control-loop dependent characteristics of switching regulators will
be examined in detail in the following chapters.
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CHAPTER 9
ADAPTIVE CONTROL - BASIC CONCEPT AND IMPLEMENTATION
_rl ..AdaptiveControl Basic Concept
The control loops when properly designed can provide the complex zero to
cancel completely the complex pole presented by the low-pa_s filter of the
converter power stage [12]. Employing a buck converter as an illustrative
example, it will be shown mathematically that the control loop has the ability
to sense filter parameter changes and automatically provide pole-zero can-
cellation. To examine such an adaptive nature of the control loops, one
can investigate the regulator open-loop transfer function. Since the
regulator control contains multiple feedback paths, the loop should be
open at a place common to all the feedback paths. It is for this reason
the loop is opened at the output terminal of the op-amp integrator as shown
in Fig. 9.1. The open-loop transfer function GT(S) for the buck converter can
be expressed as
GT(S) : FM(S)FD(S)Fp(S)(_(s)F3(s)FAc(s) + FDC (s)) (9-I)
where the term involving Fl has been omitted since, for the buck converter, Fl=O.
Substituting the circuit expression for F's in Table 8.1 of the previous
chapter into Equation (9-I),
nLs RL(RcCS+I ) 1
FMFD R4 (RL+RC)C +l Ry
GT(S) - Cl RL(RcCS+I ) (9-2)
R_ + sL + (RL+Rc)CS+ l
where
Let
Rx+R 3
Ry = g
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Equation (9-2) can be simplified as follows:
FMFD _a (RL+Rc) LCs2 +(_ + RLRcC) s + RL
GT(S) = CiRy '(RL+Rc)LCs2 + [L + RLRcC + Rc(RL+Rc)C] s + RL + RC
(9-3)
if _=I
GT(S ) =
FMF D (RL+Rc) LCs 2 + (L+RLRcC) s + RL
sCiRy (-RL+Rc)LCs2 + [L + RLRcC + R_(RL_Rc)C] s + RL + R_
(9-4)
The above equation can be further simplified by assuming RL >> R_ and
RL >> RC
FMFD LCs2 +[R_ + RcC] s + l
- (9-5)
GT(S) sCiRy LCS2'+[R_ + RcC + R_CIs + I
Examining (9-5) it is obvious that the complex pole in the denominator is
provided by the low-pass filter in the power stage and the complex zero is
provided by the two feedback loops. The control parameters, namely the
dc loop resistance Ry, the ac loop resistance R4, and the turn-ratio n of
the ac loop sensing transformer, can be designed such that _ = I. When this
condition is met, the numerator and denominator of (9-5) are almost identi-
cal except for a slightly lower damping constant in the numerator. To get-
a qualitative understanding of the open-loop transfer characteristic, one
L'
can assume that RcC << _LL + RcC. The effect of R_C term will be discussed
later. Under this assumption (9-5) can be simplified as shown in the
following equation:
FMF D
GT(S) = sC--_y (9-6)
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It is interesting to note that the two loop implementation can indeed
provide a pole-zero cancellation so that the open-loop transfer function
is independent of the output filter parameters. The open-loop transfer
function expressed in (9-6) is only of first order. It produces a phase
lag at most of 90° (assuming the transport lag and phase delay due to the
pulse modulator are negligible). It is obvious that the stability problem
is minimized. The adaptive nature of the control loops is clearly demon-
strated in (9-5). When the output filter parameters are subjected to
changes due perhaps to component tolerance, aging, or temperature vari-
ations, the complex zeros imitate the change of the complex poles and
thus preserve the pole-zero cancellation. It is also of interest to note
that when a load of capacitive nature is applied to a single-loop control
system it often causes degradation of converter performance and sometimes
even causes a stable system to become an unstable one. {To illustrate the
effect of a capacitive load, one can visualize that when such a load is
applied to a converter the filter characteristic of the converter is
varied. As a result, a previously well compensated control loop tailored
to a particular filter configuration and parameter values may become in-
adequate to handle the filter change due to the added capacitive load.)
However, employing the two-loop control, the pole-zero cancellation of
GT(S) still holds true even when such a capacitive load is applied.
The open-loop transfer function can be expressed in terms of known
circuit parameters of the buck converter by substituting
FD = VI
and
2R4CI 1
FM- n R[ (9-7)
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where M is determined by the particular duty cycle control method given in Table
7.1. For example, M - (VI - 2Vo)TP for constant frequency duty cycle control.
GT(S) -
R4 2CIVI 1
nRy M sCl
2V
I l
M s (9-8)
The open-loop transfer function has a slope of -6 db/octave and a gain
determined by 2VI/M. For constant frequency control, such gain is deter-
mined by the input voltage, output voltage, and the frequency of operation.
The higher the switching frequency, the higher the gain. However, if the
switching frequency is fixed, the loop transfer characteristic is also
fixed, independent of control circuit parameters.
The effect of the R_C term in the denominator of (9-5) is examined as
follows:
Let Z(s) = LCs 2 + (L+ RcC) s + 1
RL
and P(s) = LCs 2 + (R-_+ RcC + R_C)s + l
Substituting s = j_ into the above two equations, one obtains
Z(j_) : I + j2_ 1 w/_ n - _2/_n2
P(jm) = 1 + j2_ 2 m/mn - _2/mn2
(9-9)
(9-1o)
, _ mn (L+ RcC) (9-11)
where _n = _ _I 2 RLLVt-C
and
_n ,i
: T _ + RcC +
_2 R_C)L
Figure (9-2)(a) and (b) show the gain and phase of Z(jw)/P(jm) as well as
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each individual term Z(j_) and I/P(j_). It is interesting to note that the
second-order pole P(j_) associated with LC filter of the power stage is
almost cancelled entirely by the complex zeros provided by the feedback
control loops. The effect of different damping ratios _l and _2 is to
cause disturbances of gain and phase of Z(jw)/P(jw) only near the resonant
frequency. In this example, El = O.l and _2 = 0.3.
A test circuit is built to verify the analysis. The following circuit
parameter values are employed: RL = I0 ohms, R_ = Rc = 0.2 ohm, C = 300 _F,
L = 230 uH, VI = 50 volts, V0 = 20 volts, _ = I. A constant TON duty cycle
control is employed with TON = 17.6 usec. For constant TON control the
expression for M as defined in Table 7.1 is equal to VIToN:O.88xlO -3 V-sec.
The switching frequency is 22 KHz. The open loop gain and phase measure-
ments are conducted by injecting a sinusoidal voltage source vX in series with
the integrator output signal as illustrated in Fig. 9-3. The open loop
gain and phase at any specific modulation frequency are measured by com-
A A
paring the signals Vy and vt which are respectively the modulation components
of the voltage Vy and vT as shown in Figure 9-3.
^
amplitude of Vy(m)
open loop gain = ^ (9-12)
amplitude vt(m)
open loop phase :2_-_y(W) -2(._t(_ )
The open loop gain and phase margin are plotted in Fig. 9-4. Good agree-
ments are shown between measurements and analytical predictions. Excessive
measured phase delay in the high frequency range is due to the phase delay
of the duty cycle modulator which is neglected in the analysis. The
crossover frequency is about II KHz with a phase margin of 70°. Figure
9-5 shows the Bode plot of the open loop characteristic when e = 0.355.
Larger variation of gain and phase characteristics at the filter resonant
frequency are shown. However, the crossover frequency and phase margin
-92-
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remain almost the same values as the previous case when _ = I.
9.2 Other Small Signal Performance Characteristics
Small signal performance characteristics of a switching regulator
can be sunvnarized into the following three categories:
I) Stability: concerned with sinusoidal disturbance in the control
loop.
2) Audio susceptibility: concerned with sinusoidal disturbance at
the input line.
3) Output impedance: concerned with sinusoidal disturbance at the
converter output.
While the loop stability has been discussed rather extensively in the
previous sections, audiosusceptiblllty and output impedance will be
discussed in the sections that follow.
9.2.1 Audiosusceptibility
The audiosusceptibility is defined as the closed loop input-to-output
transfer function GA(S). It is employed to measure the attenuation of a
sinusoidal disturbance from the input line to the regulator output. It
can be proved using the block diagram representation in Fig. 8.2 that for the
buck converter
Fi(S)Fp(S)
GA(S) : 1 +'GT(S ) (9-13)
where GT(S ) is the open loop transfer function defined in equation (8.1)
and Fi(s ) and Fp(s) are given in Table 8.1.
Figure 9.6 presents the closed loop input-to-output transfer function
of two different conditions. The solid curve corresponds to _ = l and the
dashed curve for _ = 0.355. The excessive peaking which occurs at the output
filter resonant frequency is caused by the second-order complex zeros of GT(S).
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This conclusion can be demonstrated analytically if one assumes that IGT(S)J >> 1
in the frequency range considerably less than the open loop cross-over frequency.
Using these assumptions, equation (9-13) can be simplified to read:
(RcCS + I)DMs _ _ (9-14)
GA(S) = 2V---I" LCs 2 + (L__L_+ RcC)S + 1
_R L
The peaking of the audiosusceptibility curve in figure 9-6 is caused by
the complex poles of GA(S). Examination of the denominator of eq. 9-14 will
show that the complex poles of this simplified form of GA(S) are the same as
the complex zeros of the open loop transfer function GT(S), a simplified form
of which is given in eq. 9-5 for the special case _ = I. Hence the conclusion
that the peaking of GA(S) is caused by the complex zeros of GT(S).
9.2.2 Output Impedance
Consider a small signal sinusoidal load disturbance represented by a
^
current source io(S) placed in parallel with RL.
The output impedance of the buck regulator can be expressed as
Zo(S) : o(S) _ Zp(S)+FD(S)Fp(S) F3(s)F4(S)FAc(S)F M (g-IS)
l + GT(S)Aio(S)
^ A
where Vo(S ) is the disturbance in output voltage caused by the source io(S).
Figure 9-7 illustrates two output impedance characteristics
corresponding to two adaptive parameter values _ = l and a = 0.355.
It is interesting to compare Fig. 9.7 with Fig. 9.6. Both the audio-
susceptibility and output impedance are shown to have similar characteris-
tics. In fact if one assumes IGT(S) I >> 1 and RL >> RC and R_ negligibly
small, then (9-15) can be simplified to read:
LS(RLCS + I)
z (s) : (9-16)
o LCs 2
+ (--_-+ RcC)s + 1
L
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Equation (9-16) is very similar to equation (9-14), and can be used to
interpret Fig. 9.7 in similar fashion to what was done earlier for Fig. 9.6.
9.2.3 Output Transient Response
In linear systems, output impedance is often used to analyze
transient response. In switching regulators, output impedance may be
used the same way in certain circumstances. It may be shown that when
a switching regulator is subjected to a small step-change of load, the
output impedance characteristic with peaking will result in in an oscillatory
transient response, even though the output voltage level varies only
slightly. Figure 9.8 shows two oscillograms of output voltage waveforms
for a buck regulator subjected to a periodic step-change of load from
lO ohms to II ohms. The higher amplitude oscillation (Fig. 9.8 (b))
corresponds to the higher output impedance peaking. For this case,
= 0.355.
Detailed analysis of the output transient response of a regulator
using the output impedance characteristic will be discussed in chaper 12.
-lO0-
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9.3 Discontinuous Inductor Current Operation
Referring to Chapter 14 for switching regulator model for discontinuous-
current operation, the open-loop transfer function of the buck regulator is
derived
i LCs 2 + i L C)s+l
FM 2V 0 (I_M) 3/2 _ (_ + Rc
(9-17)
GT(S) - ARy _ M(2-M) I-M(_-_ RL + Rc)CS+I
It is clearly seen in (9-17) that when the converter is operated in dis-
continuous current mode, the power stage only produces a flrst-order pole.
However, the complex zeros produced by the two feedback loops are still
preserved in discontinuous current operation. The system is over compen-
sated and, as a result, these complex zeros will present an adverse effect
which is described as follows. Consider _ = i. Then from eq. 9-17, the
following equation is obtained:
LCs 2 + (L + R C) s + iK
P(s) I-M
+ Rc)Cs+ 1
(9-18)
where Z(s) and P(s) are the polynomials containing the zeros and poles of GT(S).
Since the pole of (9-18) varies with _ (the converter lead), the case
where the corner frequency of P(s) is twice as large as the corner frequency
of Z(s) will be examined. Figures 9.9(a) and (b) show gain and phase plots.
A significant reduction of the gain of Z(s)/P(s) is shown at the resonant
frequency of the complex zeros. Such a gain reduction is inversely pro-
portional to the damping ratio of the complex zeros, In this particular
example, a damping ratio _ = 0.3 is used. The sharp reduction of the gain
of Z(s)/P(s) can result in severe deterioration of converter performance such
as: highly oscillatory transient response and low audio signal rejection
rate at the input of the converter; sometimes this reduction in gain can even
-102-
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result in converter instability.
Experimental verifications are provided employing a constant-frequency
duty-cycle control where f = 25 KHz. The converter is operated in dis-
continuous current under light load conditions, (_ = 50 ohms); other
circuit parameters remain the same as in the previously tested circuit.
The converter open-loop gain and phase margin are plotted in Fig. 9.10.
Good correlations are shown between the measurement data and the ana-
lytical results. In the analysis, the time intervals TON and TFI are
calculated employing the following simplified equations.:
TON = _V I (VI - i 2LTp(V I - V 0)VO) ' TFI = "_I (9-19)
where the transistor drops, the diode drop and other distributed IR drops
are neglected. Figure 9.10 shows the first crossover frequency occurring
at 250 Hz as a result of a sharp loop gain reduction and the second cross-
over frequency occurring at about i0 KHz--a designed crossover frequency.
The loop gain is very small between these two crossover frequencies. The
converter is stable but provides very poor transient response and audio-
susceptibility.
9.4 Optimal Compensation
The two-loop control circuit analyzed in detail in the previous
sections are shown to provide a second-order complex zero that cancels
completely the complex poles produced by the LC filter of the converter.
The control loops which produce the complex zeros are also shown to be
adaptive to changes of the filter parameters of the converter power stage
due to temperature variations or aging. Nevertheless, the two loop control
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scheme suffers the following dilemma:
(A) For continuous current operation, the open-loops gain GT(S) = 2VI/M8
as shown in equation (9.8) is only a function of the input voltage and
the type of duty cycle control chosen. For example, in the constant
frequency operation, M = (VI-2Vo)T P. The frequency has to be increased
in order to get higher dc open-loop gain. For constant TON control,
M = VIToN, the smaller the TON interval, the larger the gain. The open
loop gain is independent of other control-loop parameters. This open-
loop gain is generally small and is inadequate to provide satisfactory
transient response and audio susceptibility of the converter.
(B) Due to the smaller damping ratio of the complex zeros compared to that
of the complex poles, a reduction of the open-loop gain always exists.
A severe reduction of loop gain can result if the two-loop control
is not designed properly such that the resonant frequency of the
complex zeros is not close or equal to the resonant frequency of the
complex poles. (_ # i)
(C) For discontinuous current operation, the converter power stage only
has a first order pole. The complex zeros provided by the two-loop
control results in an adverse effect to the converter performances.
A sharp reduction of the open-loop gain occurs at the resonant
frequency of the complex zeros.
The aforedescribed dilemma are inherent limitations of the particular
two-loop control implementation. To improve the open loop characteristic, a
third loop, a R5C 2 network, sbo_,m in Fig. 2.1, connected from the converter
output to the op-amp integrator input, is proposed. The analysis of
the proposed three-loop system is presented in the following.
-]O7-
The open loop transfer function of a converter with the R5C 2 network is
presented below:
I RcCS+I L )LC_+ (Ry+R5)C 2 _i + _ s + RDC2S+ IFMF D
GT(S) ffi
sCiRy
RcCs+I
(9-20)
This equation is too complex to provide immediate insight to the major
effects of the R5C2network, but can be simplified considerably if one
assumes
RcCS + 1 = R5C2s + 1 (9-21)
This condition can be achieved in the design stage. In fact the effect of
the term(RcCS+l)/(R5C2s+l) in the numerator of (9-20) is not significant if
eq. (9-21) is not grossly violated. Detailed discussion is included in Volume II
of the report. Using the above assumption together with the approximation
rz2>>L/(a_) Equation (9-20) is then simplified.
2
FMF D i LC s + a_z2S + a
GT(S)
= sCiRy a 2 L (9-22)
LC s + (_ + R£C + RcC ) s + 1
where rz2 = (Ry + R5)C 2
Figure 9.11(a) illustrates the locations of the poles and zeros of the open
loop gain of equation (9-5) without the R5C 2 compensation loop. The complex
zeros are adjacent to the complex poles but separated from the poles by a
somewhat smaller damping ratio. When a R5C 2 compensation loop is added,
the complex zeros can be reshaped as shown by the heavy lines in Figur 9
9-11(b) for increasing T
z2" It is interesting to note that the
complete pole zero cancellation can be obtained as the locus of the com-
plex zeros pass through the complex poles. Further increase of Tz2 will
eventually result to two real zeros. For reasons stated below and in the
next few chapters, it is desirable to design the term (Ry + Rs)C 2 so that
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the second-order terms in the numerator can no longer produce complex
zeros but two negative real zeros.
Equation (9-22) can be simplified using the following notations
K I (s + Sol)(S + So2)
GT(S ) = -_- (S2 + 2_2mns + ,,,n2)
2V I
where K 1 = -_, _n and _2 are defined in equation (9-ii), and
Sol 2L----C{C*_z2 + [(_Tz - 4c_LC]½}
= i
So2 2L----C{_Tz2 [(STz2)2 - 4sLC]½}
(9-23)
(9-24)
It is shown in (9-24)that the magnitude of the two zeros can be arbitrarily
selected by varying the control loop parameters. Figure 9.12 shows the
asymptotic curves of the open-loop gain as a function of the control para-
1
meter Sol for a arbitrarily chosen So2 - _ _n. The dotted line represents
the open loop gain without the third loop and with a equal to unity.
Bear in mind that the objective of the third loop is to improve con-
verter performances by increasing the open-loop gain in the particular
frequency range of interest. It is clearly shown in Fig. 9.12 that larger
• = the loopgain can be obtained by employing Sol = i0 wn For Sol _n'
gain is less in the low frequency range than that shown as the dotted curve
when only two feedback loops were employed.
Figure 9.13 provides experimental verification of the three loop
system• The converter is operated at a condition same as that shown in
Fig. 9.5 except a third loop is employed with R5 = 500 ohms, C2 = 0.01 uF.
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Comparing Fig. 9.13 with Fig. 9.5, it is shown that the RC loop has
eliminated the loop gain reduction which otherwise results from un-
matched resonant frequency and damping ratio of the complex poles and
zeros of the two-loop system.
Figure 9.14 shows the open-loop transfer function of the three-loop
system at a discontinuos operating condition same as that shown in
Fig. 9.10. The advantage of the R5C 2 loop has been clearly demonstrated
in the above illustration. The R5C 2 loop not only improves the converter
performance by means of increasing the converter open-loop gain for
continuous current operation, it also eliminates the adverse effect
for discontinuous current operation sho_ as a sharp reduction of the
loop gain at the resonant frequency of the complex zeros in Fig. 9.10.
From the control point of view, such a RC loop is often referred to as
a velocity control or rate control because it senses the change of the
output voltage. Therefore, the improvement of converter load-transient
response is expected. Another important aspect of the three-loop system is
that the open-loop crossover frequency is generally higher than the two --
loop system and the phase margin is sufficiently large as shown in the
previous results. Therefore the control-loop dependent performances
of the converter are optimized.
Improvement of other regulator performance characteristics such as
audiosusceptibillty, output impedance and transient response employing the
third loop are also illustrated in the following.
Figure 9.15 shows the asymptotic curves of the audiosusceptibility char-
acteristics. Since the two loop control provides complex poles in GA(S) , a
peaking effect is observed shown as the dotted curve of Fig. 9.15(a) and also
illustrated in Fig. 9.6. Employing the R5C 2 loop the two complex poles of Eq.
(9-13) are converted into two real poles as shown in Eq. (9-25) and illustrated
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DMs RcCS + 1
GA(S)
2Vla L--_Cs2+ _z2 s + i
Experimental measurement is presented together with the theoretical pre-
diction of GA(S) of (9-25) in Fig. 9.16 with parameter values same as that
employed in measuring Fig. 9.13. The much improved characteristic is
shown when compared with the two cases previously discussed.
The output impedance characteristic of the three-loop system is
approximated by
(9-25)
Ls(RcCS + I) (9-26)
Zo(S) = LC_ + ( L
-_ _ + RcC ) s + i
The measurement results of the output impedance characterisitc and the
outout transient response due to step load change are illustrated in Fig. 9.17
and 9.18. Significant improvement of these two performance characterisitcs
are again demonstrated with the three-loop implementation.
9.5 Parameter Adaptation of the Three-Loop Control Regulator
Examining Eq. (9-5), one can conclude that an almost perfect parameter
adaptation is achieved in the two loop control system. This adaptation can
be illustrated by Fig. 9.19(a): as the two complex poles of GT(S) are perturbed
by the filter parameter changes, the two complex zeros track the motions of the
poles the same amount. However, when the third loop is employeed, the positions
of the zeros change as a function of the control parameter aTz2. Pole-zero
adaptation (tracking of zeros with respect to poles) can remain almost linear
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as long as the zeros are sufficiently close to the poles, that is,
L
as long as _Z2 = _ + R£C + RcC in the numerator of equation (9-22).
It was indicated earlier that for better regulator performances it is
desirable to have two real zeros instead of a complex pair. If the
two real zeros are sufficiently far apart, equation (9-24) can be
simplified to read:
2 2 1
where _ (9-27)
sOl _ _Tz2 Wo o = L--C
1
So"z _ -- (9-28)
Tz2
It is shown in the above two equations that s02 is no longer a function of
2
output filter parameters, yet So1 is proportional to _o " When the complex
2
poles vary proportional to Wo, the zero s01 varies as a function of _o as
illustrated in Fig. 9.19(b). The nonlinear parameter adaptation, however,
does not necessarily imply a drawback of the stability characteristic or
the auto compensation nature. As discussed later in Chapter i0, the movement
of the zeros in many practical concerns is often in the direction to
increase the stability margin of the system.
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CHAPTER I0
SCM-CONTROLLED REGULATOR STABILITY ANALYSIS
In this chapter, Bode analysis technique is employed to investigate the open-
loop gain and phase. For a multiple-loop control system, the "loop-opening"
should be performed at a place common to all feedback paths. It is clear from
Figure 9.1 that such a place is the path containing the block FM. By opening
the loop at a point marked by X, the open-loop transfer function based on the
various blocks of Figure 9.1 is obtained. Using this transfer function, the
detailed transfer function can then be expressed in terms of circuit parameters.
Subsequent to simplification, the detailed equations reveal how the various
SCM parameters should be designed to achieve ample stability margin. Sample
performance characteristics are given at the conclusion of the chapter.
lO.l Open-Loop Transfer Function.
By opening the loop in Figure 9.1 at a place marked by "X", the open-loop
transfer function becomes:
GT(S ) = FM[FAc F3 Fl + FpFD(FDc + F3 F2 FAC)] (lO-l)
The transfer function is applicable to all three power stages.
Substituting contents of Table 8-I into(lO-l), the open-loop transfer
functions GT(S ) can be derived in terms of detailed circuit parameters:
For buck power stage:
VI
GT(S ) : FM SClRy
+ R5) sLel+scRL]
1 + sC2(Ry
2(i+ c) I+ C2Rs +mTL j
s2 + 2_oS + _02
(I0-2)
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For ,boost power staqe:
v]
GT(S)= _.SCIR(O,)Z
2
SLED'
+ 0 2 (]"
mRL s2 + 2_oS +
0
{LeOl SRcCJ+ mR L + (Ry + R5)C 2 i + sR5C 2 s +
Req + SLe)
RL •
1 + SRcC ]1 + sR5C2
(I0'3)
For buck-boost power stage:
2
NS VI I sDD'Le _ _o + SLe)GT(S) = FM'N-P-PsCIRy (D'')2 mRL + s2 + 2_%s + _ 2 -(l - D ReqRL .
0
Is2D[LeO1 sCRcI1"SC c1+ _+ C2(Ry + R5) s +m% mRL + sC2R 5 + sC2R 5 (I0-4)
In these three equations,
R4
m -
nRy (Io-5)
b : (R3 + Rx)/g' (Io-6)
R1R2
R :
x R"1 + R2 '
g = Rx/R 1
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(repeat of(5-50) )
2_ ° = I/(CR L) + (Re + Rce)/L e
(repeat of(5-51))
Re = R_
Le = L
Rce = Rc
I
* Req Re
Re = R_/(D') 2
Le = L/(D') 2
Rce = Rc/D'
* Req : Re + Rc(D/D')
Re = Rs/(D') 2
Le = Ls/(D')2
Rce= Rc/D'
* Req : Re + Rc(D/D')
: buck
: boost
: buck-boost
(repeat of (5-34))
(repeat of (5-35))
(repeat of(5-36))
*Equations for Req are repeat of (5-53),
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Notice that FM is left intact so that eqs. (I0-2) to (I0-4) are applicable to all
control laws.
10.2 S.implification of Open-Loop Transfer Functions
It can be i_ediately recognized that eqs. (lO-2) to (lO-4) are too complex to
provide concise analytical comprehension of the effect of each control para-
meter. However, these equations can be simplified considerably if one chooses
to adopt a design such that:
C2R 5 : CRC : _Pl (10-7)
Making use of the equation (I0-7), equations (I0-2) to (I0-4) can be shown
to reduce to the following:
s2 2[ + C2R5+ Le] 2
_ + s_ C2R>, m-RL' + _oFMV I m o
GT(S) = sCl Ry s2 + 2_ mo s + mo 2
buck
(IO-2A)
GT(S) =
I- Req + sLe
RL
÷
FM VI I sD' Le •
SCl(D,)2Ry mRL s2+ 2_moS +_o 2
s2D D'Le
l--i_--+S_o2 (C2R5+ C2Ry+ mR L ) + too21 I
boost
(lO-3A)
GT(s) =
l-D Req + sLe
NS FM Vl I sDD'Le RL
2Ry -- + 2Np SCl( D, mRL s2 + 2;=os + =o
D'Le 1
(lO-4A)
buck/boost
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It will be shown in Volume II that if (I0-7) is not grossly violated,
(lO-2A) through (lO-4A) still apply to a good approximation in pre-
dicting regulator small-signal performances.
To search for commonality among these three equations, one notices that
if one defines
: m : R4/(nRy)
: m/D' : R4/(D'nRy)
: m/D' : R4/(D'nRy)
: buck
: boost
: buck boost (Io-8)
The three transfer functions become:
FM VI
GT(S) - sC1 Ry I
s2+2:moS+mo2 :RL o
buck
(I0-2B)
R + sLe
l- eq
FMV ISLe RL
GT(S)," I _TL +
sC1(D')2Ry s2+2_'.oS+,,'o2
[S2+s,_o2(C2Ry+C2R5+ Le)+m 211
_RL o
boost
(IO-3B)
R + sL
l D eq e
sDL e - RL
GT(S): NS FMV I I:RL + s2--+2_oS----+mo---2
Np sCl(D,)2Ry
(lO-4B)
buck/boost
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In terms of control-loop analysis, results shownin (IO-2B) to (IO-4B) are
sufficient as they express explicitly the open-loop transfer functions for
all three regulators. However, an earlier stated objective for this pro-
gram is that the analytical results are to be used as basis for the gen-
eration of concise design guidelines. Such an endeavor can only be achi-
eved if eqs. (lO-3B) and(lO-4B) can be further reduced into the form exhib-
ited by_O-2B), i.e., for all equations to exhibit the following form:
2
1 1 K2s + K3s + K4 (10-9)
GT(S) = s K1 s2 + 2_Wo s + wo2
where Kl to K4 are constants. By so doing, one can then contemplate guide-
lines for selecting all constants k's to achieve desired stability and other
small-signal performances.
10.2.1 Open-Log P Transfer Function of An SCM-Controlled Buck Regulator
Defining
"z2 _ C2(Ry + R5) + Le/(DRL) _ C2(Ry + R5)
(io-Io)
the buck-regulator open-loop transfer function of (IO.2B) takes the following
form:
GT(S ) -
i FMVl
s?
_-- + SWo2T_2 + _o 2
s CiRy 2 + 2{_o s + Wo2 (io-II)
I0.2.2 Open-Loop Transfer Function of An SCM-Controlled Boost Regulator
By defining the following indentities;
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l l
II _ 2_w° Le Le 2" + RL _LL _o
[eC2 (R5+ Ry ) + _L ]
(]o-12)
l
O{'
l
Al
(Al - A2eTZ2) or :-i + A2 _"
_Z2
(I0-13)
A1 = 1 -
Req 2_ o Le Le _o)2
(I0-14)
A2= RLC
(io-15)
!
CL
C&
7.
A1 - A2 _TZ2
(lO-16)
Leq Req) + Le
._~C2(R 5 + Ry) - _Z2
The open-loop transfer functions for the boost regulator can be reduced
to the following form, assuming Req <( sLe
2 2
S 2 , + mO
l Al _' FM VIn -T+ s % _Z2
GT(S) : s l + A2 _' _Z2 Cl R4D' s2 + 2{mos + mo2
(lO-17)
(lo-ie)
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10o2.3 Open Loop Transfer Function of An SCM-Controlled Buck-Boost Regulator
By defining the following identities:
I DReq 2_mol)Le DLe 2!,-_ZoI"R--/--+ R, RL
L e (IO-19)
l _l
--_ _ _ (Al - A2_TZ2)O& C&
DReq +
Al = l - R-_--
2cm ° DLe LD( e o )2
RL RL
(IO-2O)
(1o-21)
D
A2 - CRL
(I0-22)
I
rt =
AI-A2_TZ2
(I0-23)
T' [C2(R 5 Ry) La--_--L]= + DRR-_L)+ DLeZ2 + (l - (l-_) _T L
C2(Rs+Ry) = TZ2
the open-loop transfer functions for the buck-boost regulator can be
reduced to the following:
S2 2 + _°2
_+ s_ rZ2'
GT(S ) = _l Al _' _--NS FMVI n s2' o
_, ,_IR4 Di + 2_os + _o2s l+A2 TZ2
(10-24)
(io-25)
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10.2.4. Experimental Verifications
To verify the analytical expressions derived above, two SCM controlled
switching regulator breadboards are constructed. One is a buck regulator,
the other is a buck/boost regulator. Since the characteristics of a boost
regulator in many ways are quite similar to the buck/boost regulator, the
authors feel that it is sufficient to verify the model for the buck/boost
regulator and extended the conclusion to the boost regulator.
Ex_rrrple I: The open loop characteristics of the buck regulator is verified
extensively in chapter 9 with good agreement between the experimental data
and analytical predictions.
Exolmple 2: A two-windlng buck/boost regulator is constructed with the
following circuit parameter values:
Symbols Values
L 220 _H
S
C 700 uF
R 0.087 ohms
s
R 0.05 ohms
c
RL 28 ohms
N 33 turns
P
N 33 turns
s
N 3 22 turns
R1 43.3 K-ohms
R 2 15.0 K-ohms
R3 47.5 K-ohms
R4 40.0 K-ohms
R5 i.i K-ohms
C1 5600 PF
C2 32000 PF
With constant TON duty cycle control
T 25 usec.
on
V I 20 volts
V0 28 volts
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To measure the open-loop characteristic a small-amplitude low-frequency
signal is injected between the integrator output and the threshold detector
input in a series connection as shown in Fig. i0.i. The open loop gain is
measured as the difference between the gains at the points C and A in this
figure.
Figures 10.2(a) and (b) show the theoretical curves using equation
(IO-4B) and measurement data of the open loop characteristics (gain and
phase) of the converter. Good correlations between the analytical
prediction and experimental data are shown.
The cross-over frequency, (9.2 KHZ) is conslderably higher than the
filter resonant frequency (fo = 170 HZ), and yet sufficiently lower
than the Switching frequency (approximately i/3 of the switching frequency)
to avoid significant interference of the switching characteristics. It is
shown that at such high cross-over frequency there exists a phase margin of
62 ° , sufficient to ensure the stability of the system.
o
10.3 Stabilization of SCM Control
It is interesting to point out that the duty cycle to power stage gain
FD Fp(S) for the boost and buck/boost converter derived earlier in (5-47), thru
(5-49) with (5-52) has one zero in the left-half S-plane and one zero in
the right-half S-plane, however, the two zeros in (10-18) and (10-25) are
both located in the left-half S-plane. It is natural to postulate that
the right-half S-plane zero is shifted into the left-half S-plane by the
SCM control scheme. The postulation can be verified by employing the following
approach. The SCM control scheme can be converted into a conventional
signal loop control, if one disconnects the ac sensing loop and employs an
externally generated ramp to implement the A-to-D conversion in the pulse
-131-
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modulation process. Under this operating condition it is correct to assume
mathematically that
R4 _ = and
FM = constant
Also, for simplicity the compensation loop is disconnected. Employing the
buck/boost converter as an example, equation (10-4) can be simplified to
R +sL
2 (I-D eq e) (RcCS+I) 2
N S FMVI _o RL 4 NS FMVI _o (S-Szl)(S+S 2)_.
= 2
GT(S) - Np (D,)2C1 s Ry s2+2_WoS+_ 2 Np (D,)2C1 s Ry s2+2_,_ s-t_o o o
If one compares (10-26) with (10-25), it is clear that the addition of an
(10-26)
ac loop provides the stabilization effect by shifting the positive zero into
the left-half S-plane as illustrated in Fig. 10-3, where SZI and SZ2 are
- D Req
Sz i DL
e
_ 1
Sz2 R C
C
and Sol and So2 are the two zeros of the numerator of (10-25).
10.4 Normalization of Open-Loop Frequency Response
It is clear from the common block diagram representation of Fig. 8.2
and from (10-11),(10-18) and (10-25) that the SCM-controlled buck, boost
and buck/boost regulator all have transfer-function forms similar to (10-9).
A normalization procedure is proposed such that the mathematical expression
for each regulator performance category enjoys a common form for all three
regulator types. The normalization procedure not only simplies system
notations for analysis purpose but also enables one to devise a unified
design procedure for the standardized control module presented in Volume II
of the report. The normalization procedure is described in the following.
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The "s" term in all previous equations can be converted through the following
normalization process to generalize the frequency-response representation:
s = _ s (normalized) (10-27)
O
By so doing, the shape of the frequency response can be made independent of
the resonant frequency _ of the output filter. For simplicity the same
O
notation s is used before and after normalization. For this reason, the "s"
in all equations from here on is meant to represent s/w . With this ncrmali-
O
zation, equations (i0-ii), (10-18), and (10-25) become:
2
S
--+ S_o_z2+lFMV I
= (IO-IIA)
GT(S) ClRy_oS s2+2_s+l
, 1
Ala FMVIn _, s2+_o_'z2 s+l
= (I0-18A)
GT(S) l+A2a'Tz2 CiR4_0oS D' s2+2_s+l
Ala' NS 1 FMVIn ! 2+_OT_2S+ 1
= a,S (I0-25A)
GT(S) I+A2a_z 2 Np D' CIR4WoS s2+2_s+l
Employing (7-41), FM = 2R4CI/(nM) the above three equations can be simplified
as to one general form:
, I 2+T _--ISK 1 Ala _ 2_o s+l
GT(S) _o z2 s2+2_s+l= s l+A2a'r (10-28)
where K 1 = 2VI 2Vl
buck; D'M boost;
" NS 1 2V_
Np D' M
buck/boost.
= (%
R4
a = _ buck
nR
Y
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('10-13)
(1o-8)
CL _
A1 --
R4
nR D'
Y
boost and buck/boost
i buck
R 2_o L L _ 2
e ( e___._o) boost
oi-%+ % %
DReq 2CWoDL e L _ 2
= 1 + D( e o ) buck/boost
% _ RL
(i0-8)
(10-14)
(10-21)
= 0 buck
i
boost
buck/boost
(10-15)
(i0-22)
!
Tz2 = Tz2 -_ C2(Ry+R5) buck
L R L
e @ e= [C2(Ry+R5)+ _ 1 (1 - + _ (1-c0
L DR DL
e
(i0-i0)
boost (10-17)
buck/boost (10-24)
i0.5
_ualitative Analysis of the Open-Loop Transfer Function
The two zeros in equation (10-28) can be expressed as:
_oTz2
Sol'So2 -- 2 [i _+ /I ,4a', 2 ]
/ (a morz2 )
(10-29)
where a'is given by (10-13). (Notice that a'- _ for the buck regulator.)The locus
' is show_
of the second-order zero of (10-29) for a fixed _' and variable rz2
in Fig. 9-11(b). As the magnitude of T ' increases the second-order zero
z2
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changes from a complex-conjugate pairs to two negative real zeros. It was
stated in section 9.4 and illustrated in Fig. 9.12 that in order to achieve
higher loop gain and wider bandwidth it is desirable to have two negative
real zeros instead of complex conjugated zeros. For negative real zeros,
the following inequality should be satisfied
4
< 1
_' (mot 'z2)2
In practical designs generally the following inequality is observed
4
<< I (10-30)
The two zeros can be simplified to:
-! !
Sol _=a'_o Tz2 _= a_oC2(R5+Ry) (10-31)
So2 _ z2 ) : (10-32)
where =' is given in equation (IO-13), and _z2 is given in (i0-I0), (i0-17),
and (10-24) for each power stage.
The qualitative behavior of the open-loop transfer characteristic can now
be examined based on the simplified equation:
( s____+ i)( s-K-+ l)
KI _ Sul s°2 (10-33)
G T = 2+2_s+i(s) w s
O S
A typical asymptotic curve of eq. (10-33) is given in Figure 10.4. Arrangements
of zeros Sol and So2 by selection of different control parameter values can
result in all types of open-loop characteristics. Figure 10.5 illustrates
the effect of changing the location of Sol by varying _', while keeping
So2 fixed. Conversely, Figure 10.6 illustrates the effect of changing the
location of So2 by varying _ while keeping Sol fixed by maintaining
-139-
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a constant product m' TZ2 .
A set of illustrative computer plots for gain and phase based on actual cir-
cuit parameters is given in Figure 10.7. Here, a fixed so2 is argumented by
twelve different values for =': 0.04, 0.i, 0.2, 0.4, 0.6, 0.8, i, 2, 3, 4,
5, and 6. Except for the filter resonance in Figure 10.7, which the asymptotic
plot of Figure 10.5 cannot reveal, similarities between the two figures are
evident. In the gain plot of Figure 10.7(A), a higher =' produces a higher
gain. Higher gain is accomplished in the phase plot of Figure IO.7(B), by a
correspondingly higher phase angle, resulting in a smaller phase margin.
The effects of the parameter _' to the open-loop gain and phase are vividly
displayed in the three-dimensional plots Fig. lO.8(A) and (B). The family of
curves shown in Fig. 10.7 is represented by a three-dimensional surface by
introducing the variable _' along a third orthogonal axis.
In the above example, a buck/boost converter with the following parameter
values is employed.
V I = 20 volts
V = 28 volts
O
T = 25 _sec
on
R = 0.5 ohms
e
R = 0.05 ohms
C
= 28 ohms
L = 220 _H
S
C = 0.7 x i0-3 F
M = V I Ton
= 0.5 x 10-3 V-sec.
rpl = R5C 2 = 0.16 x 10 -4 sec.
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Fig. I0.7 (a) Open Loop Gain Characteristic for Different Values
of the Parameter e'; =' = 0.04, 0.i, 0.2, 0.4, 0.6,
0.8, i, 2, 3, 4, 5, 6 from the bottom curve up,
respectively.
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i0.6 Adaptive SCM-Control.
The effect of the output filter parameters L s and C on the regula-
for performances can be examined using the simplified open loop equation
(10.33). It is shown that the two zeros can be expressed in the un-
normalized scale as
2 ,z, (i0.34)
Sol = Wo z2
1
So2 -- Z'
z2
when _o increases (or decreases), the corner frequency Sol increases
2 while
(or decreases) in a faster rate nearly proportional to _o ' So2
remains almost constant. Figure 10.9 illustrates the changes of the open
loop characteristics due to the output filter capacitor variations of a
buck/boost converter. It is shown that when m varies ranging from m /2 to
o o
2_o, the two new zeros Sol and so2 change in nonlinear fashion as pre-
dicted. Nevertheless, the open loop cross-over frequency and the phase
margin only change slightly. It is important to point out that there is
almost no change in the cross-over frequency and phase margin between
curves a and b. However, when _ is doubled as shown in curve c, the
o
phase delay is also increased accordingly. As a result, the stability
margin of the system is reduced. In practice, the output filter capacitor
value is likely to increase its magnitude due to the addition of a capaci-
tive load. A judicious design choice could minimize the effect of
capacitor variations.
In a different regard, the variations on the output filter _ could have
o
been caused by changing the second parameter Le(= Ls/D'2 ) due to the duty
cycle variations. Figure 10.10 illustrates the changes of the open loop
-148-
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characteristics due to variations of the duty cycle D(=0.2, 0.4, 0.6, 0.8).
It should be noted that the vertical movement of these characteristics is
the result of dc loop gain changes. Although there are noticeable changes
in the cross-over frequency, the phase margins at their corresponding cross-
over frequencies are almost unaffected by the duty cycle changes. This
effect can be verified by examining the following relations.
D !
o e/f 
s
and as a first order approximation
T
R4 1
nR D'
Y
(10.35)
Substituting the above relations into (10.34), one obtains
D' R4 ,
Sol : TL C nR z2
s y
One can conclude from the above argument that both w° and So I are linearly
proportional to the duty cycle D'. The SCM control is therefore adaptive
to the duty cycle variations in regard to its effect of modulating the
output filter inductance.
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CHAPTER II
SCM-CONTROLLED REGULATOR AUDIOSUSCEPTIBILITY ANALYSIS
The audiosusceptibility refers to the regulator's a_ility in attenuating
small-signal sinusoidal disturbances propagating from the regulator input
to its output. The audiosuscBptibility performance is of considerable im-
portance, as the regulator generally shares the input bus with other on-line
equipment. The steady-state and dynamic operations of this equipment gen-
eratesnoise voltages on the input line which must be attenuated by the closed-
loop regulator so that operations of the various payloads at the regulator
output will not be detrimentally compromised. Since the passive filters in the
regulator generally can provide adequate attenuation of disturbances at higher
frequencies, the interest in the audiosusceptibility capability from a feed-
back-control-performance viewpoint is more often confined to a lower frequency
range within, say, zero to ten times the output filter resonant frequency of the
regulator.
The audiosusceptibility analysis utilizes the same block diagram of Figure 8.2
A ^
previously used for the stability analysis. Interest is focussed on Vo/V i,
with output-current disturbance __oassumed to be zero. It is clear that the
A ^
v i to vo propagation actually portrays the closed-loop frequency response of
the regulator.
It is easily shown from Figure 8.2 that the closed-loop frequency response
GA(S) can be expressed as:
A
V o
^ : GA(S )
vi
FIF P (l + Fl F3 FAC FM)
l + GT(S) (ll-l)
where FI, Fp, _l' F3' FAC' and FM have been defined in Table 8.1, and GT(S) is
the open-loop frequency response derived previously in eqs. (lO-ll), (lO-18),
and (I0-25) for the three regulators. Substituting the defined parameters in
Table8-1into (ll-l) and applying the normalization prescribed in equation
(I0-27) one has,
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1 TzlWoS+l
GA(S) = I+GT(S ) " K2 s2+2_s+l (11-2)
where K 2 = D buck (11-3)
D 2VILe
= _,(1+ _-_ )
boost
N 2VIL e
_ s D (i +- D ) buck/boost
N D'p hM
_Zl " R Cc
Substituting (10-33) into (11-2)and using (10-31) and (I0-32),
s (Tzl_oS+l)
K2 _o (11-4)
GA(S) : K1 a _ Wo 2 ' _
The closed loop transfer function GA(S) has two zeros and three poles.
For sufficiently large K I, the three poles are generally negative, real, and
sufficiently apart. However, by increasing the control parameter a' for
large loop gain and wider bandwidth as illustrated in Fig. 10.7, the root-
locus follows the pattern shown as Fig. ii-i. Notice, in Fig. ii-I, that the
symbols Sol and 02' previously used for the zeros of GT(S) , are now used
for the poles of GA(S). This is permissible because the poles of the
closed-loop transfer functfon GA(S) and the zeros of the open-loop
transfer function GT(S) are approximately the same. In the closed-
loop transfer function GA(S), an additional high-frequency pole is
generated and is represented by the symbol _,3" For smaller _', the
roots _.i and so2 form a complex pair. As a' increases, SoI and so2
move toward the real axis where they merge, then move apart. As _'
increases still more, Sol crosses the high-frequency zero, then
merges with so3 to form another complex pair.
-]55-
The complex roots can result in severe peaking of the audio-
susceptibility characteristic. For sufficiently small a', the peaking of
GA(S) characteristic occurs at low frequency as illustrated in Fig. 9-15
and Fig. 9-16. For sufficiently large a', the,peaking of GA(s ) characteris-
tic occurs at high frequencies. This phenomenon is illustrated in Fig.
11-2 employing a buck/boost converter with parameter values identical to
that used in Fig. 10.7. It is interesting to note that while higher loop
gain and wider bandwidth can always be achieved by increasing the a'
parameter values as shown in Fig. 10.7, the effect of the parameter =' to
the GA(S) characteristic is quite dissimilar. In fact, optimum audio-
-]56-
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susceptibility performance, that is, performance without peaking, can
only be achieved by judicious selection of _' as illustrated in Fig. (11-2).
Figures 11-3 and 11-4 provide 3-D plots of the GA(S) characteristics as a
function of frequency and the control parameter a'. Detailed design guide-
lines for selecting the control parameters to optimize the audiosuscepti-
bility characteristic are presented in Volume II of this report.
If one assumes that the proper value for the control parameter a'
can be selected to avoid high-fLequency peaking, then the effect of the
high frequency root can be neglected. Under this condition, the worst
audiosusceptibility usually occurs at low frequencies. In the low-frequency
range, equation (11-4) can be simplified if one employs the following
inequality relation
GT(S) >>i
which yields
GA(S ) = K2
K I
o S(Tzl_o s+l)
c,
s2
n--r + s WoT_2 + 1
where K I and K 2 are given in (10-28) and (11-3) and
A 1 _'
=
l+A2 _' T z2
(ii-5)
same as (10-13)
where AI, A 2 TZ2, T_2 and = are specified under (10-28). Equation
(11-5) can be expressed as (11-6) if the two roots of the characteristic
S(Tzl Wos+l) (11-6)
equations are real values
K2 _ o
GA(S) : K I a
Sol So2
A _ketch Of asymptotic curve of eq. (11-5) is given in Figure 11.5. The
worst audio-susceptibility performance occurs between Sol and So2. The
denominator of (11-6) produces second-order poles which are identical to
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to the numerator of (10-33).
Experimental verification of the audiosusceptibility characteristic
was provided for both buck and buck/boost converters. The closed-loop
input-to-output transfer function is measured with a variable-frequency
sinusoidal voltage source superimposed on the nominal dc voltage as
illustrated in Fig. 11-6. The verification of the audlosusceptibillty
characteristic for the buck converter has already been elaborated in
chapter 9, with excellent correlation between analysis and measurement.
Experimental verification for the buck/boost converter is shown in Fig. 11-7.
In both cases, the flat top of the GA(S) characteristic is evident.
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CHAPTER 12
OUTPUT IMPEDANCE AND LOAD TRANSIENT
The converter performance due to sinusoidal disturbance of the output
current can be investigated using the output impedance characteristic. The
A ^ (s) is theoutput impedance is measured as the ratio of ¢o(S)/io(S), where io
sinusoidal disturbance at the converter output. The output impedance is
employed to measure dc or dynamic performance of a switching regulator sub-
jected to sinusoidal load variations. The output impedance characteristic
of an open-loop regulator usually has its maximum value at the output filter
resonant frequency. The undesirable large output impedance can be reduced
effectively by properly deslgning the control loop parameters of SCM. It is
desirable that the switching regulator has a minimum output impedance to imi-
tate an ideal voltage source.
In order to derive an analytical expression for the closed-loop output
impedance of the switching regulator, it is necessary to include the dis-
turbance from the output current into the small signal model. The two-
winding buck/boost regulator is employed as an example to demonstrate the
small signal model incorporating the disturbance from the load.
12.1 Small Signal Model Including Load Disturbance
The two-wlndlng buck/boost power stage, can be simplified into an
equivalent single winding buck/boost in the following way: First the two-
winding buck/boost, as shown in Fig. 12.1(a), is equivalent to the circuit
configuration shown in Fig. 12.1(b) where the number of turns of the primary
winding is equal to that of the secondarywindlng. Second, the circuit
shown in Fig. 12.1(c), is identical to Fig. 12.1(b), by simple reversing
the secondary winding polarity. This consequently necessitates moving the
diode to the lower terminal and the positive side of v is connected to the
O
lower terminal.
-]66-
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FIG. 12,1 TWO-WINDING BUCK/BOOST IS SIMPLIFIED
INTO AN EQUIVALENT SINGLE WINDING
BUCK/BOOST
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Third, if one neglects the input and output isolation of the circuit shown
in Fig. 12.1(c), the two-winding energy storage inductor can be replaced by
a simple winding inductor as shown in Fig. 12.1(d).
The linear circuit model equations obtained in Ref. [9] for a single-winding
buck/boost shown in Fig. 12.1(d) are listed in the following:
I = Vo D Ns
VI D' N (12-i)
P
VoEe = -- • -P- i- Ds D 2 N (12-2)s
V 0
J(s) =
D'2R L
(12-3)
the parasitic elements such as R and R are neglected in equations (12-1)
c s
to (12-3). If the parasitic elements are considered, equation (12-2) should
be expressed as
LeS+Re q ]
V Np - D
e s = _ N s RL
(12-4)
Consider vi(s) = O. The dual-lnput describing function shown in
Fig. 5.3 can be reduced to Fig. 12.2 or represented by the canonical circuit
model shown in Fig. 12.3 (similar to reference 9, Fig. 4.3).
averaged inductor current _a(S) of the single-wlnding
The equivalent small-slgnal
buck/boost can be calculated as follows:
A
IA v(s) _(s) A 1
_a(S) = _, Sod(S)+0_2___ o io(S) (12-5)
R+! + RLc sC
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Req Le
Rc:
I o
Q FD(s)D(s) RL4. _ Io
FIG. 12,2 A SINUSOIDAL DISTURBANCE AT THE
CONVERTER OUTPUT REPRESENTED BY
A CURRENT SOURCE Io TO DERIVE Zo($)
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By superposltion from Fig. 12.3
_o(S) = Zp(S) io(S) + FD(S) Fp(S) d(s)
(12-6)
where Zp(S) is the output impedance of the power stage with the loop open.
(Req + LeS)(RcCS + i)_ (12-7)
Z (s) =
p (Req + LeS )[(_ + Rc)CS + i] + (RcCS + i)_
Substituting (12-6) and the equations for F taken from Table 8.1 into
equation (12-5), one can easily prove
1 ____ io(S )i (s) = _ (s) + D'F2(s)[Zp(S) + FD(S ) F (s)a P
L D '
= [FI(S ) + F2(s ) FD(S) Fp(S)]a(s) + [F2(s) Zp(S) - F4(s)]io(S)
(12-8)
i
Let F4(s)_ = D--T (12-9)
Based on equation (12-8), the small signal block diagram as shown in
Fig. 8.2 can be constructed to derive the output impedance.
Apply Mason's gain formula [20]to the modified block diagram Fig. 8.2.
A (s) is the only input and v (s) is the output. The forward
Consider i° o
gain paths are:
(i) Zp(S) does not touch loop #I
(2) F4(s) F3(s) FAc(s) FM(S) FD(S) Fp(S) touches all the three loops
The loops are:
#i
#2
#3
- FM(S ) Fl(S) F3(s) FAc(s)
- FM(S ) FD(S ) Fp(S) F2(s) F3(s) FAc(s)
- FM(S ) FD(S ) Fp(S) FDc(s)
A
Vo(S) Zp (i + FMFIF3FAc) + F4F3FAcFMFDFp
(s) =
Zo A 1 + GTi (s)
o
(12-10)
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The above equation for the closed-loop output impedance and the block
diagram of Fig. 8-2 are also applicable to the buck and boost converters
with
F4 = 1 buck (12-11)
i
u
D'
boost and buck/boost
Substituting the equations for F' from Table 8.2 and normalizing the
frequency by letting
s = _ s (normalized),
o
equation (12-10) becomes
_oTzl s + 1 2VIL e
Zo(S) = {s_ L + (Req + -- )}
(s2 + 2_s + i)(i + GT(S)) o e M
or
+ 1 _oLe
Z (s) = K 3 o Tzl s [ K3
o (s2 + 2_s + L)(I + GT(S))
s + I] (12-12)
where
2VIL e
K 3 = Req + _ (12-13)
To simplify equation (12-12), assume that K1 ls sufficlently large, and that
the zero in the brackets In equation (12-12) has insignificant effect in
the low frequency range. Then, equation (12-12) can be simplified for low
frequency approximation to:
L s _oTzl s + 1
Z (S) " o e (12-14)
o _ ( s + i)(s_a_+ i)
So I So2
The above simplified Zo(S ) characteristic has the same form as that of GA(S)
in (11-5). Figure 12.4 illustrates the computer plot of (12-12) for a two-
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winding buck/boost converter having the same parameter values as employed
in Fig. 11.2.
Experimental verification of the analytical model is provided in
Fig. 12.5 employing the same circuit parameter values as those used in
Fig. 10.2. Good correlations are shown.
12.2 Transient Response to Step Load Chan_e.
Since the converter load is often subjected to step load changes,
undesirable resonance between the load and the regulator due to these
load changes may result in excessive disturbance of the output voltage. For
this reason, the time constant of the transient responses and the amount of
peaking are specified for each application. If the load change is not a
severe one, such as a sudden short at the output, the output voltage of the
converter usually changes only slightly. Also, the duty cycle ratio
changes slightly during the entire transient. The output impedance derived
in theprevious section for the small model can be used to examine the transient
response of the converter. For a step change of the load current AI is,
O
equation (12-14) can be rewritten as
2 a' B1 B 2
^ (s) = AI _ L -- [ s' + , ] (12-15)Vo o o e a s÷ s÷ s
ol 02
Equation (12-15) is not normalized in s. Therefore,
' S' = -+
Sol' 02 2 / U' T72_O )2 (12-16)
where
B :- lS°l+ 1
1 -Sol + s'02
TzlSo2-1
B2 ---s' + s'
ol o2
S t
ol = moSol and S '02 " _oSo2
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The inverse transform results in the transient response as a sum of two
exponential terms as follows:
a' 2 -Sol t -So'2t
AVo(t) = Io --a _o Le [B1 e + B2 e ] (12-19)
The transient response of the output voltage is illustrated in
Fig. 12-6. The settling time and the peaking can be determined analytically
from (12-19). The time constant of transient response is usually dominated
by the lower frequency term of (12-19). It is true for all practical designs
! !
that the corner frequencies are sufficiently apart (Sol >> So2 ) as suggested
in earlier chapters. It is evident from equation (12-19) that the time
constant i/So2 determines the decay rate of the transient response due to a
step change of load current. As a matter of fact, the smaller the time
constant, the faster the transient response. However, if s' and s' form
ol 02
a complex conjugate pair as illustrated in Fig. 9.11, the transient response
will be oscillatory instead of decaying exponentially. The load transient
response for complex conjugate s' and s'
ol o2 as well as negative real s ' andol
s t
o2 were demonstrated in Fig. 9.18.
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CHAPTER 13
INPUT FILTER EFFECTS TO SWITCHING REGULATOR PERFORMANCES
13.1 Introduction.
The presence of the input filter often constitutes potential per-
formance difficulties in a switching regulator. This is mostly due to an
insufficient understanding of the complex interactions among input filter,
output filter and the control loops. Results of significant importance
have shown that the interactions between the input filter and the control
loop can result in an oscillatory, or even an unstable, positive feedback
system [16-20]. The objective of the present chapter is to study the inter-
action between the power stage and control loop in the presence of a single
stage input filter. Based on the results of the analysis, design guidelines
for the input filter are then formulated.
The dual input describing function is employed to analyze various
small signal performances of the converter with the input filter, such as
stability, audiosusceptibility, and output impedance. Employing this dual
input describing function, the interaction of circuit parameters among the
input filter, output filter and SCM control loops can be investigated.
-180-
13.2 Modeling of Power Stages With An Input Filter
The effect of the input filter is characterized by the following two
parameters: the forward transfer characteristic of the input filter, HF(S),
when the input filter is disconnected from the switching regulator and the
output impedance of the input filter, ZF(S). The continuous mn_ power
stage canonical circuit model [9], _neludlng an input filter as shown
in Fig. 13.1, will be analyzed. The dual inputs presented to the power
stage, as shown in Fig. 13.2 can be obtained by manipulating the canonical
circuit model of Fig. 13.1 (ignoring the dc components) as follows: Since
the canonical equivalent circuit model preserves the input and output
terminal properties, we can insert an input filter into the input side of
the circuit model as shown in Fig. 13.3(a). This circuit can be simplified
to the form presented in Fig. 13.3(b) where
A,
HF(S) _ V_(s) (13 -I)
_t(s)
A,
ZF(S) _ vt(s)
In other words, the input filter and the dc source are represented by their
Thevenin equivalent circuit. The circuit model in Fig. 13,3(b) can be
reduced to that shown in Fig. 13.3(e) by replacing the circuit elements to
the left of the dotted line with a Thevenin equivalent circuit as shown in
Fig, 13.3(c) It should be noted that the circuit model in Fig. 13_3(a)
contains two independent voltage'sources v4(S) and d(s). The output voltage
can be expressed in terms of these two voltage sources and the transfer
!
functions F_(s), F_(s) and Fp(S) defined on page 185:
Oo(S) = (F_(s) d(s) + F_(s) VI(s))F'(s) P
-181-
(13-2)
m14.
-182-
The dual-lnput transfer function of the power stage enjoys the same form
as that shown in Fig. 5.3, except with the following modifications of
!
FI (s) FD(S) and F'(s) where the prime sign denotes the transfer function
' p
incorporating the effect of an input filter.
1
Let _ = _ (13-3)
= D'
Np D'
N D
S
1
F'i(s)= (s)
V
F;(s) = --_ (i - ZF(S))
(13-4)
buck (13-5)
and
V R + s_ L ZF(S)
e o e)=__£D' [(I ] boost
V R + s_ L ZF(S)
o e o e) _
5g,[(l - D
buck/boos t
_zl_o s+l i
= m'-"2" (13-6)
F;(s) ZF(S) (RLCmoS+I)+s2+2_oS+I o
v2RL
13.3 Input Filter Interactions
The common block diagram as shown in Fig. 8.2 is still valid for
switching regulator with an input filter, simply if Fl(S), FD(S)and Fp(S) are
!
replaced by F I (s), F_(s) and F'(s) given in (13-4), (13-5) and (13-6),P
respectively. Employing the small signal model of Fig. 8.2, interactions
Pages 183 and 184 are blank. '_ _ - "
-185- ._:_,'_._",_,. ......
.............. _ °_-_ ___ ..... YY-".,Z_
among input filter, output filter and control loops are analyzed. The
detrimental effects of the input filter to the regulator performances are
investigated in the following categories.
13.3.1 Loop Stability. The stability of a switching regulator can be
examined by the open-loop gain GT(s):
(13-7)
The input-filter design parameter central to the loop gain is the filter
output impedance ZF(S) which affects the transfer function F_(s) and F'(s).P
I) The output impedance ZF(s) is related to the duty-cycle power-stage
' through equation (13-5) which can be rewritten for the normalized s asgain F D
DV
o
F_(s) =--_ [ 2_ _ ZF(S)] buck (13-8)
i V R + S_oLe)
o eq . ZF(S ) ]D '3 _ [_2RL(I-
boost
= D o [ 2 eq o e) _ ZF(S )]D'3 D Re
buck/boost
where 2_ is the absolute value of the negative resistance of a switching
regulator at a given operating condition. As a rule of thumb for the
input filter design, the peak magnitude of ZF(S) (which occurs at resonance)
should not be greater than the absolute value of the negatfve impedance of
the regulator
ZF(jL_) < 2_
o
(13-9)
Excessive output impedance ZF(S ) at the resonant frequency _I of the input
filter can re_it in a negative duty-cycle power-stage gain. The negative
.,o -186-
duty-cycle power-stage gain F_(s) together with the negative feedback loop
will contribute to an unstable positive feedback system.
2) The output impedance is related to the power-stage transfer
function F_(s) through equation (I.3-6) which can be expressed as
+ 1
<Rc RL
o 1
F'p(S) ZF(S) + Zi(s) _o
(13-10)
= + + - Fc)[t RL (13-n)where Zi(s) Req + SWoL e (R c
O
is the input impedance of the equivalent output filter of the power-stage.
Excessive ZF(S ) at the resonant frequency can significantly reduce
F'(s), therefore, the loop gain.
P
Figure 13.4 (a) and (b) illustrates the duty-cycle-to-output transfer
function F_(s).F'(s) of a buck converter when an improperly designed inputP
filter is employed. The filter parameters are L I = 77_H, RI ffi39.6m_ and
C1 = 412_f. The buck converter power stage parameters are VI = 12V, V° = 5V,
= 0.86_, L = 200_H, Re s 20m_, C = 1540uF, Re = 7m_ and switching period
T = 50_s. (For detailed information please refer to Reference 17.) The
P
solid curves of Fig. 13.4(a) and (b) represent the transfer characteristic
without an input filter and the dotted curves represent that with an input
filter. A sharp reduction of the gain accompanying with a rapid change of
phase occurs at the input filter resonant frequency which not only causes
loop instability but also severely degrades the transient response
from a presumably well-damped system to an oscillatory one. Figure 13.5
illustrates the open-loop gain and phase plot of a buck/boost regulator
with the same circuit parameter valued employed for Figure 10.7. The
same input filter design as given in the previous example is used which
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gives an exaggerated ZF(J_I) = 4.75 and HF(J_I) = ii to demonstrate the
effect of an input filter. It is interesting to note that although there
are significant gain and phase disturbances at the input filter resonant
frequency, the high cross over frequencies and phase margins are neverthe-
less unperturbed. This is primarily due to the high-gain wide-bandwldth
nature of the open-loop characteristic contributed by the particular SCM
control scheme. Therefore, the loop instability due to the input filter
interaction is alleviated with SCM control.
13,3.2 Audiosusceptlbility. The audlosusceptibility is expressed as
F_ (s) F' (s) [I+F I (s) F3 (s) FAc(s) FM(S) ]
p
G_(s) = (13-12)
1 + G_(s)
The forward transfer function HF(S ) is related to the transfer function
'(s) as given in equation (13-4). Excessive peaking of HF(S ) can resultFI
in severe degradation of the audlosusceptibflity of the regulator. Figure
13.6 illustrates the audiosusceptibility of a buck/boost converter with an
input filter for different values of _'. For a' = i, approximately 23 dB
of the peaking is observed. This peaking is caused to a large extent
by the peaking of HF(S) shown in the transfer function F_(s).
The particular peaking effect at very high frequency as discussed in
Fig. 11.2 is unimportant since it is largely attenuated by the input filter.
13.3.3 Output Impedance Characteristic.
The output impedance, as given in Chapter 12, is:
Z (s)[l + FI(S)F3(S)FAc(S)FM(S) ]
Zo(S ) = P +
1 + G_(s)
FD(S) Fp (s) F3 (s) FAc(s )FM(S )F4 (s)
!
i + GT (s)
-192-
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Fig. 13.7 illustrates the output impedance characteristic of the con-
verter with an input filter for different values of a'. The filter inter-
action is less noticeable here than in the audiosusceptibility of the open
loop characteristic because the output impedance of the power stage Zp(S)
is less sensitive to the input filter peaking effect.
13.4 Input Filter Design Constraints.
The effect of the input filter interaction on the regulator per-
formances was briefly discussed in the previous sections. The following
significant results are drawn:
(I) Insufficient damping at the resonant frequency of an input filter can
result in an unstable system.
(2) A necessary condition to avoid system instability due to the input
filter interaction is to maintain the inequality derived from eq.(13-8)
VI Req + s_ L
(i - D RL o e)_ZF(S) >0 (13-14)
(3) The resonant peaking of H(s) is the dominating factor in determining
the degradation of the audiosusceptibility characteristics
(4) The degradation of the output impedance due to'the input filter inter-
action is usually negligible in SCM-controlled switching regulators.
Due to the high-loop-gain wide-bandwidth nature of the SCM controlled
switching regulators, the performance degradation in the presence of an
input filter is considerably less pronounced compared to that of the
conventional single-loop control system. As illustrated in Fig. 13.5, the
loop-gain reduction due to the inpu= filter interaction occurs at a frequency
less than one-tenth of the open-loop crossover frequency where there exists a
sufficiently large gain (about 40 db) to off-set the loop-gain reduction due to
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an input filter.
Some basic design constraints are presented in Volume II of the report
to alleviate the detrimental effect of the input filter on switching
regulator performances.
If the reader desires further information on the material contained
in this chapter, consult reference [17].
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CHAPTER 14
MODELING AND ANALYSIS OF SWITCHING REGULATORS
IN DISCONTINUOUS INDUCTOR MMF OPERATION
The average models of switching regulators operating in a continuous
inductor mf mode (Mode I) have been presented in the previous chapters.
The models are no longer valid if the inductor mmf reduces to zero and
dwells at zero for a fraction of a cycle (Mode 2). It is demonstrated in
Fig. 3.1 that during one cycle of operation, there exist three different
circuit topologies of the power stage, each corresponding to a certain
specified time interval. The time interval Ton represents the time when
the power switch is on and the diode is off, Tfl represents the time when
the power switch is off and the diode is on, and Tf2 represents the time
when both the power switch and the diode are off. If the converter is
restricted to operate only at continuous inductor mmf, the time interval
Tf2 does not exist, and the order of the system remains uniform throughout
the cycle. Recently Cuk [i0] has presented an approach which is capable
of representing switching regulators operating in both Mode i and Mode 2
by a linearized average model.
In Chapter 5, the canonical circuit models for the power stage
of the three basic regulators were derived for Mode i Operation by
employing the state-space averaging technique. For Mode 2 operation,
the average models for SCM-controlled regulators are derived using
the averaging techniques in conjunction with topology manipulation.
The two-winding buck/boo_ converter is chosen as an illustrative
example. The results for the other two converter types are also
summarized.
It should be noted that the average models for Mode 2 operation
are derived here to permit analytical investigation of the switching
regulator characteristics in the discontinuous mode of operation.
Recall that the switching regulator model and characteristics for
Mode 2 operation are quite different from that of Mode 1 operation
and utilization of Mode 2 is rather limited. Because of the higher
component stress and larger output ripples, the authors feel that it
-197-
is impractical to extend the SCMdesign guideline to include Mode2
operation. It is recognized, however, that the regulator performance
characteristics and stability margins are usually improved instead of
deteriorated in Mode2 comparedover that of ModeI. For design pur-
pose and worst case consideration, the Mode2 operation can be generally
ignored. The SCMdesign guidelines to be presented in VolumeII of the
report are constrained to only Model operation. It is intended that
the analytical models presented in this chapter be used only for the
purpose of analyzing the regulator characteristics in Mode2 operation.
14.1 Power Stage Model of the Buck/Boost Converter with Discontinuous MMF
The average model for the three basic power stages operating in
the discontinuous mmf mode were derived by Cbk (lO), and expressed in
the canonical circuit form shown in Figure 14.1. This canonical circuit
model is seen to be of first order only. The inductor mmf no longer
constitutes a state variable since it always reduces to zero at the
end of each cycle and no ]onger possesses the free boundary properties.
The input of Figure 14.l has been modified to include the effect of the
input filter. Parameter values for the canonical circuit model are
summarized in Table 14.l for the three basic power stages in Mode 2
operation. It should be noted that the letter M carries a new signifi-
cance in this chapter.
Since the canonical model was derived for a single-winding buck/
boost power stage in reference lO, the circuit topology manipulation
discussed in chapter 13 was used to derive an equivalence between the
two-winding buck/boost and a single-winding buck/boost. The expressions
for elements Jl' rl' gl' J2' r2' g2' M, and K in the canonical circuit
model for the two-winding buck/boost power stage were readily obtained
from the earlier modeling effort. These expressions are listed in
eq.14.1 through 14.3 along with expressions for Z(s) and H(s).
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iwhere
2Vo
rl =7
gl = 0
r2 =
2M
z(s)=[N_ 2
_Np/ ZF(s)
Ns
H(s) = (<)HF(S)
D
M = --
D2
/
(14.1)
(i_.2)
2L
s
K = --
RLZP
(14.3)
Since there exists three switching time intervals during one complete
cycle of operation, the duty cycle ratio D and D 2 are defined
T
A on
D =
Tp
A Tfl
D2 = "_p
where Ton, Tfl and Tp are defined In Fig. 3.1(b).
e
The dual input describing function of the power stage, as
(14.4)
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shownin Fig. 14.2, can be derived from the canonical circuit
model. A brief derivation from the circuit model to the block
diagram transfer function is presented in the following.
It is straightforward to show from Fig. 14.1 that:
v (s) =
i
Z(s) + rI {[Jlrl - Z(s)(Jlg2rl - J2 )]_(s) + g2rl H(') vi(s) -Vo(S) )
o i__ + i__ + i glg2Z(s) rI + 1
r2 Rc + I/sC Z(s) + rI (14-S)
Equation (14.5) can be expressed as
Fp(s)[Fl(S)Vi(s ) + FD(S)d(s)] (14.6)Vo (s)
where
Zx(S)
Fp(S) = Z(s) + rI + Zx(S ) (14.7)
where
Zx(S) = RL //r2 //(Rc + i/sC) //
-(Z(s) + rl)
i + glg2Z(s)r I
(14.8)
Fl(S) = g2rlH(S) (14.9)
FD(S ) -- J2rl - Z(s)(Jlg2r I - j2 ) (14.10)
Substituting from (14.1) into (14.7), (14.8), (14.9) and (14.10), and
using (14.8) in (14.7):
(RcCS + I)
Fp(S) = (i4.11)
2[(_RL+ Rc)Cs + 1][Z(s) + RL]
M 2
2
FI(S) = _ H(s) (14.12)
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2V o RL
FD(s) [ z(s)l (14.13)
It can be concluded from equations (5.52) and (14.11) that
the transfer characteristic of the power stage, Fp(S), (ignoring
the effect of the input filter) changes from second order to first
order when the zero inductor mmf dwell time starts to emerge. It
is obvious that the Bode plot of Fp(S) as shown in Fig. 14.3
often has a lower corner frequency followed by -20 db/decade
roll-off and a phase lag no greater than 90 °.
14. _
, Development of ASP Transfer Function:
In Chapter 6, the standard ASP, including three sensing loops and an
operational amplifier integrator, and characterized by (6.9) and (6.10) is
also applicable for Mode 2 operation. However, the characteristics of the
voltage of the ac sensing loop changes abruptly from Mode 1 to Mode 2 oper-
ation. The voltage of the ac sensing loop for Mode 2 is derived as follows:
Since the canonical circuit model preserves both the input and
output properties of the converter power stage, the circuit in
Fig. 14.1 is employed to derive the input and output currents.
The current through the energy storage inductor would be simply
^ ^
as shown
equal to the input current i i plus the output current So .
in the canonical circuit model in Fig. 14.1.
-204-
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A A
It is possible to derive the following expressions for ii(s) and i (s):
• O
^ ^
i(s) = [jl - J2l]d(s)rlg2
+ { l [ l__+ _+ Ig2r--_ r2 R + sC ] - gl) "To(s) (14.14)
C
Vo(S) v (s)
_o (s) = R + I/sC + o__ (14.15)
c
Combining these expressions, we can obtain the inductor current i£(s):
^ ^
i£(s) = li(s ) + / (s) (14.16)0
Employing equations (14.1), equation (14.14 ) can be reduced to
the following form in the frequency domain:
V 0 ^ ^A
ml -- _ .,
i£(s) _ d(s) + [ M + 1 sC(M/2 + i)+ R Cs + i ] Vo(S) (14.17)C
A
The voltage v
ac
(s) across the sensing inductor is given by the equation:
^ A
Vac(S) = nSLs i_(s) (14.18)
It is now convenient to define the following three terms:
v0
FI - (14.19)
F 2 =--
M + 1 + (M/2 + l)sC
RcCS + 1
(14.20)
F3 = nsL s (14.21)
Using these terms and using (14.17) in (14.18), the following
^
expression for the voltage Vac(S ) may be obtained:
(s) = F3(s)[FI(S)d(s) + F2(S)Vo(S)]
ac
(14.22)
14.3 Duty Cycle Pulse Modulator Model:
For Mode 2 operation, the integrator output voltage waveform
is shown in Fig. 14.4. During the time interval Tf2 when the
inductor mmf vanishes, the integrator output voltage increases
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only slightly, as a result of integrating the output ripple voltage
through the dc feedback loop.
The constant T
on
in Mode 2 operation.
duty cycle control method is rarely used
Since the termintion of the off time of each
switching cycle is determined by the intersection of the ascending
ramp voltage vT(t) with the threshold voltage ET, the implementation
of constant T control with Mode 2 operation is susceptible
on
to noise and disturbance in the loop. As a result, the cycle
can be terminated prematurely. Therefore, a constant frequency or
constant tof f operation are commonly used for duty cycle control in Mode 2.
The transfer function of the constant frequency pulse width modulator
is derived here as an illustrative example.
FM =T-
v t
(14.23)
where
^
d = 2 b2)bsin(_t + 82)(a2 + (14.24)
vt = (aI + b )_sin(mt + 8I) (14.25)
A (i + T2nm2)
a2 = TTS_
b2 = A (_Ton)
TpS N
(14.26)
82 =
_T
on
(I + T 2 o_2)
on
(14.27)
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Tf2- ___c02 Tfl(Tal "" {Tp 1 - so _ -= "_'(Tp _. ,)- • Tf2 Tf2)2 )
c°Tf2 + -- _
- _-_-_{1 + _ Tfl - T°n)b I
-Tp Tf2
(14.28)
-i
01 = tan
T Tfl - Ton )(i + _._+
Tf2
Tf2" _ 2i - _(Tp _, _-(_- T_2)2 T___A_
Tf2
(14.29)
{(_-_--(1 + 2) +(_---_-_T )
on *P_N on
A 2 2,_
=_-{-[i + 3Tonm j
-PN
3T2 2
A on
='T_-_-[I + 2 ]
PN
(14,30)
Using (14-23) through (14-30), the expression for FM may be obtained.
dA (a22+ b_)_ sln (_T + 02) (14.31)
FM- x- =
. 2 _)_VT (aI + b sin (_T + OI)
The analytical expressions for the time Interale TONS Tfl, and Tf2, and
the slope SN employed in equation (14,31) ere given In the following.
The time interval Tf2 is shown as follows:
Tf2 - T - Ton - Tfl (14.32)
It can be shown that the time intervals TON and Tfl can be expressed as.
the converter operating condition and circuit parameter values [21].
T
• ; 0n
Np 21_mTPPoAC(V0÷VD)]N
Vz - VQ[ ZVO-- ....
2vJpeoAc
" z_1oNsC%(% +%) 1_
where ACand g are the cross section area and mean maEnetlc path of the core
and _m is the premeability of the magnetic core.
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NOTREPRODUCIBLE
Ignore the transistor drop VQ and-tBe diode drop VD, and use the
7 - T T D.,
following equations: .no...........C:':... __.,_."....
VMA C = L Lp
£ N 2 2
s Np
:_,-..:,_ _V2
O
e = --
o
Vo N
--=M . s
V I Np
2L
s
K = --
"_' _i: - T "_
_" - i?_:-_ - , " <:--" .... _ ,,il _ '-: '_"
.......... ' ?-'-+--A =:_
M is defined in Table 7-I.
J.
- c._A . _
•.'l[* _. 2 270 . C ,,,
.,_ - ..d. L
(14.33)
-J. _-'tO
_ _ _ _ 'I_ _
'T"
i_" <"
...... -'- #,
. +}.. \".+
-'-'2. !
A IG-'_
14
i. m -'+: 4 i] ..... .'=
Equation (14.32) can be simplified to the;fo}21_owing form:
+0( _ " :'-._!L
Tf2=Tp[Z- _(1+ M )] - _ -'
_._,_
(14.34)
The slope sN has been deri_ed in Chapter 7, ,equation (7-38), as _""-_ ...._-_=-L,
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14.4' Sma'L_ Signal Performance Characteris_-ic: _' -- T :_ '."
Small-'-'-s$_na-l-_pe_o_gance._°. ..... ...- . __,.,_¢haracteristics of a switching regulator
......... £_U+e'a>__ -!31 "" ' +
for Mode 2 _o._drati0nvare+examined :,including the following three
categories: stability, audio-susce_lxLbil.i_y-qand.output ,impedance.
_-"G _O"t_ o _T',. _''; ._'"
) --.'1 ..... " -- =: m
"_entlone(au'" " - noIn order to derive closed-forms for +_I_ above
characteristics, the same block diagrams used in Chapter 8 in
,___/3 "o'_.'m u'-" ,
L #+ = ++:-"
_o0 ds_.e
.0 &+£_7 .
1,,..t_
Fig. 8.1 and 8.2 are used, except the expressions for the transfer
functions FI(S), FD(S), Fp(S), Fl(S) , F2(s) , F3(s) and FM(S) used in
these block diagrams are given in sections 14.1, 14.2, and 14.3. For
simplicity, the input filter will not be included in the following
analysis.
14.4.1 Stability Analysis:
The open loop transfer function for Mode 2 is expressed as:
GT(S ) -FM(S)[FDc(S)Fp(S)FD(S) + FAc(S)F3(s)(FI(S) + F2(S)Fp(S)FD(S))]
Rx + R3
Let R =
Y g
R4
nR
Y
Tz2 = C2(R 5 + Ry)
Tzl = RcC
_PI = R5C2
RIR 2
R =
x R 1 + R2
(14.36)
(14.37)
R
x
Substitute the transfer function F's derived in the previous section of
this chapterinto equation (14.36).
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nLsV 0
GT(S) = FM(S) {-4CI_(K)½R +
+
r
Vo(rzl s + i) Ixz2 s + 1
I
M(K)_[(_/2 + Rc)CS + l][sClRy(rPl s + I)
[(M + l)R c + (M/2 + I)RL]CS + (M + i)I
RL(TzlS+ I)
nL
+__s x
R4C I
(14.38)
Assuming that _zl = ZPI' GT(S) becomes: (14.39)
CT(S) =
vo _n_
MCIRy(K) ½ s[(_12 + Rc)Cs + i]
LC R
2
{--9--s[(M + i) + _(2M + l)]s
,1
L
s
+ [rz2 + _(2M + l)]s + i}
If the following terms are now defined,
(za.4o)
LC R
-'r = mRL [(g+ 1) + (2M + 1)l
L
rz2 : rz2 + _(2M + i)
(14.41)
B : ('_RL- + Rc)C
GT(S) becomes:
V0 (I/a')s 2 + z'z2s + I
GT(S) : MCIRy(K)_ F_s){ s(Bs + i)
} (14.42)
Fig. 14.5 illustrates the plot of the open loop gain given in
(14.42), with the same values of the circuit parameters given in
section 10.2.4 with the following additional values to satisfy Mode 2
operation, and constant frequency control.
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= 160 ohms
Tp= 37.5 _sec.
V0 " 27.45 volts.
The discrepancies between the theoretical prediction and measurement data
of the open-loop gain at high frequencies are perhaps due to the low
frequency approximations of the power stage and the pulse width modulator
model.
13.4.2 Audio-Susceptibility Analysis:
It can be proved using the block diagram representation in Fig.
8.2 that
FI(S)Fp(S) [i + FI(S)F3(S)FAc(S)FM(S)]
GA(S) = 1 + GT(S) (14.43)
Using the previously derived expressions for the F's, equation
(14.43) can be simplified to read:
M(TzlS + i)
GA(S)[I + GT(S)] = (Ss + I)
nV
[i + 2-_cIF M] (14.44)
For low frequency approximation, assume:
i + GT(S) = GT(S)
Using equation (14.42) together with equation (14.45), equation
(14.44) can be simplified as:
+ 1 CiRy
CA(S) = zl s [ --+ ]
(i/e')S 2 + T_2S + 1 2m VoF M
(14.45)
(14.46)
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vThe plot for the audio-susceptibility characteristic for the same circuit
parameters as used in Figure 14.5 is shown in Figure 14.6 with both theoretical
prediction and experimental verification.
14.4.3 Output Impedance
It was proved in Chapter 12 that the output impedance may be expressed
as:
Zp(S)[l + FM(S)FI(S)F3(S)FAc(s)] + FAc(S)FD(S)FM(S)Fp(S)F4(s)F3(s)
z (s) =
o i + GT(S)
(14.47)
where Zp(S) is the output impedance of the power stage with the loop
open. From the canonical circuit model for Mode 2 in Fig. 14.1
Zp(S) = r2 H R L H (Rc + i/sC) (14.48)
where r2 = RL as in equation (14.1). Eq. (14.48) may be written
(i + RcCS)RLL 2 (14.49)
Zp(S) =
1 + (RL/2 + Rc)CS
Using equation (14.42) and (14.49), equation (14.47) can be simplified
as:
z (s) =
o
1
((i/_')s 2 +T' s + i)
z2
M(K)_C I nL
[Ry + ----_S[(MRyr_-I + 2RCzm)S +
VoF M 2R4
+ (MR + 2R4) ]}Y
(14.50)
The above equation can be employed to analyze the output impedance
characteristic of the converter.
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14.5 Summary of discontinuous current models
The dual input describing function model as shown in Fig. 14.2
is valid for all three switching regulator types. The complete block
diagram representation of Fig. 8.2 is also applicable for the three
regulator types in the discontinuous Mode 2 operation. The analytical
expressions for the F's in Fig. 8.2 are provided in the following:
FI = g2rlH (14.51)
2-____JHF buckM
2M-I
= T HF
NS 2 HF
Np M
FD = Jzrl - Z(Jlg2rl - j2 )
_ 2Vo l-M I'i_'M,RL
RL _ V_--_- ZF)
2Vo/F_-_(7-
2V0 RL N s
boost
buck/boost
buck
boost
buck/boost
(14.52)
-217-
I-M (Rots + I)RL
•I-M i-_
Fp = _ [(_ RL + Rc)CS + I](ZF + ___2_RL) _ MZF(RcCS + i)
buck
(14.53)
M-I (RcCS + I)RL
Fp : 2M--'---_M-I M-I )
boost
1 (RcCS+ Z)kL
: _ RL NS 2 RL
M2 ][(]-+ Rc)CS+ Z][(_-_p)zF + --
Suck/boost
FI =0
buck (14.54)
2Vo /M(M-I) i boost
buck/boost
F2 =
i + (R L + Rc)CS
RL(I + RcCS)
buck
: M(M-i)
RL(2M-I)
1 + (E L + Rc)CS
EL(Rc + !)sC
_+i (MI2 + i)sC
RcCS + i
buck/boost
boost
(14.55)
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F3 = nLs buck and boost
= nLsS buck/boost
(14.56)
F 4 : i buck (14.57)
= ZpF 2 + glr2Fp boost
Zp
= ZpF2+glr2Fp+I _ _Z_p(R'LCs+I)
RL(RcC'_)
buck/boost
z + rI RL(RcCS + Z)
: (Z + rl)/l-( I + glg2zrl)//r2//(_ + Rc)C s + I
The analytical expressions for FDC and FAC as given in (6-9) and (6-10)
remain unchanged for the discontinuous current operation.
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CHAPTER15
_SIONS
Three basic switching regulators, buck, boost, and buck/boost,
employing a standardized multi-loop control module (SCM)were character-
ized by a commonsmall-signal block diagram. The model consists of three
transfer functions, characterizing, respectively, the power stage, the
analog signal processor (ASP), and the digital signal processor (DSP).
The power stage model incorporates all possible forms of small signal
disturbances from the line, the load and the control loops. The ASP
model consists of three feedback loops: dc, ac and RCcompensation loops
which sense and process the output voltage and the ac voltage across
the energy storage inductor to provide an adaptlve-compensation for
stabilization and performance optimization. The DSPmodel implements
a variety of duty cycle control modes, such as constant Ton , variable
Toff; constant Toff, variable Ton ; constant frequency with and without
an external ramp.
The common block diagram model was employed to examine, in detail,
SCM-controlled switching regulator performance categories, including
stability, audiosusceptibility, output impedance and the transient
response due to a step load change. Summarized in the following are some
of the significant contributions of the multi-loop SCM control scheme:
(I) High-gain wide-bandwldth stable operation. The 0pen-loop crossover
frequency is usually in the range of 1/3 to 1/2 of the switching
frequency and is accompanied by ample phase margin.
(2) Stabilization effect by shifting the positive zero from the right-
half s-plane into the left-half s-plane for the boost and the buck/
boost regulators.
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(3) Second-order compensation adaptive to the moving poles of the
boost and buck/boost converter power stage due to duty cycle
modulations.
(4) Autocompensatlonadaptive to output filter parameter changes due
to componenttolerance, temperature variation, aging and capacitive
loading effect.
(5) Mitigation of the input filter destabilization effect and perform-
ance degradations.
(6) Unification of modeling and performance characterization for the
three basic switching regulator types by nullifying the positive
zero and adaptively compensating the moving poles of the boost and
buck/boost converters. The SCM control enables the performance
characteristics of all three regulators to enjoy a common form.
This finding has greatly facilitated developing a uniform analysis
and design procedure.
In addition to the above described performance characteristics of
SCM-controlled regulators, the analysis also reveals the following
features unique to SCM control scheme.
(i) Key control parameters including dc-loop gain, ac-loop gain and
RC compensatlon-loop parameters and their ranges in order to optimize
switching regulator performances.
(2) Theoretical limitations of regulator performances for any given
power stage configuration and parameter values.
(3) Impact of the output filter capacitor ESR to the switching regulator
performances and control circuit design.
(4) Performance degradation in the form of high frequency resonance
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between the power stage and the control loops due to improperly
designed control circuit parameters and suggestions for eliminating
the high frequency resonant peaking.
(5) Input filter effect to the SCM-controlled switching regulator per-
formances.
To facilitate developing a unified analysis and design procedure for
the three converter types, a normalization procedure for the power stage
parameters was proposed. Employing the normalized model, regulator
performances such as stability, audiosusceptibility, output impedance and
step load transient are analyzed and key performance indexes are expressed
in simple analytical forms. More importantly, the performance character-
istics of all three regulators are shown to enjoy common properties due
to the particular SCM control scheme and the normalization procedure. This
normalization procedure allows a simple unified design procedure to be
devised in Volume II of the Report: "Users' Design Handbook of the Stan-
dardized Control Module (SCM) of DC-DC Converters". In the Handbook, simple
design guidelines and procedures are presented for an arbitrarily
given power stage configuration and parameter values. The key SCM control
parameters can be selected such that all regulator performance specifi-
cations can be met and optimized concurrently in a single, non-lteratfve
design attempt.
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